| 전자부품 데이터시트 검색엔진 |
|
DP83848M 데이터시트(PDF) 13 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83848M 데이터시트(HTML) 13 Page - National Semiconductor (TI) |
|
13 / 72 page ![]() 13 www.national.com 1.7 10 MB/S AND 100 MB/S PMD INTERFACE 1.8 SPECIAL CONNECTIONS 1.9 POWER SUPPLY PINS LED_CFG (CRS) S, O, PU 33 LED CONFIGURATION: This strapping option determines the mode of operation of the LED pins. Default is Mode 1. Mode 1 and Mode 2 can be controlled via the strap option. All modes are con- figurable via register access. SeeTable 4 for LED Mode Selection. MDIX_EN (RX_ER) S, O, PU 34 MDIX ENABLE: Default is to enable MDIX. This strapping option disables Auto-MDIX. An external pull-down will disable Auto- MDIX mode. Signal Name Type Pin # Description TD-, TD+ I/O 14, 15 Differential common driver transmit output (PMD Output Pair). These differential outputs are automatically configured to either 10BASE-T or 100BASE-TX signaling. In Auto-MDIX mode of operation, this pair can be used as the Re- ceive Input pair. These pins require 3.3V bias for operation. RD-, RD+ I/O 11, 12 Differential receive input (PMD Input Pair). These differential in- puts are automatically configured to accept either 100BASE-TX or 10BASE-T signaling. In Auto-MDIX mode of operation, this pair can be used as the Transmit Output pair. These pins require 3.3V bias for operation. Signal Name Type Pin # Description RBIAS I 20 Bias Resistor Connection. A 4.87 k Ω 1% resistor should be con- nected from RBIAS to GND. PFBOUT O 19 Power Feedback Output. Parallel caps, 10 µ F (Tantalum pre- ferred) and 0.1 µF, should be placed close to the PFBOUT. Con- nect this pin to PFBIN1 (pin 16) and PFBIN2 (pin 30). See Section 5.4 for proper placement pin. PFBIN1 PFBIN2 I16 30 Power Feedback Input. These pins are fed with power from PFBOUT pin. A small capacitor of 0.1 µF should be connected close to each pin. Note: Do not supply power to these pins other than from PFBOUT. RESERVED I/O 8,9,10 RESERVED: These pins must be left unconnected. Signal Name Pin # Description IOVDD33 1, 26 I/O 3.3V Supply IOGND 40 I/O Ground DGND 29 Digital Ground AVDD33 18 Analog 3.3V Supply AGND 13, 17 Analog Ground Signal Name Type Pin # Description |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |