AD9515SLASHPCB datasheet(23/28 Pages) AD

23 / 28 page

AD9515

Rev. 0 | Page 23 of 28

When the delay block is OFF (bypassed), it is also powered

down.

OUTPUTS

The AD9515 offers three different output level choices:

LVPECL, LVDS, and CMOS. OUT0/OUT0B offers an LVPECL

differential output. The LVPECL differential voltage swing

(VOD) can be selected as either 400 mV or 790 mV (see Table 11).

OUT1/OUT1B can be selected as either an LVDS differential

output or a pair of CMOS single-ended outputs. If selected as

CMOS, OUT1 is a noninverted, single-ended output, and

OUT1B is an inverted, single-ended output.

GND

3.3V

OUTB

OUT

Figure 31. LVPECL Output Simplified Equivalent Circuit

OUTB

OUT

3.5mA

Figure 32. LVDS Output Simplified Equivalent Circuit

OUT1/

OUT1B

Figure 33. CMOS Equivalent Output Circuit

POWER SUPPLY

The AD9515 requires a 3.3 V ± 5% power supply for VS. The

tables in the Specifications section give the performance

expected from the AD9515 with the power supply voltage

within this range. In no case should the absolute maximum

range of −0.3 V to +3.6 V, with respect to GND, be exceeded

on Pin VS.

Good engineering practice should be followed in the layout of

power supply traces and the ground plane of the PCB. The

power supply should be bypassed on the PCB with adequate

capacitance (>10 μF). The AD9515 should be bypassed with

adequate capacitors (0.1 μF) at all power pins as close as

possible to the part. The layout of the AD9515 evaluation

board (AD9515/PCB) is a good example.

AD9515/PCB 데이터시트(PDF) 23 Page - Analog Devices