| 전자부품 데이터시트 검색엔진 |
|
AD9705BCPZ 데이터시트(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9705BCPZ 데이터시트(HTML) 6 Page - Analog Devices |
|
6 / 52 page ![]() AD9704/AD9705/AD9706/AD9707 Rev. 0 | Page 6 of 52 DIGITAL SPECIFICATIONS (3.3 V) TMIN to TMAX, AVDD = 3.3 V, DVDD = 3.3 V, CLKVDD = 3.3 V, IOUTFS = 2 mA, unless otherwise noted. Table 3. AD9707 AD9706 AD9705 AD9704 Parameter Min Typ Max Min Typ Max Min Typ Max Min Typ Max Unit DIGITAL INPUTS1 Logic 1 Voltage 2.1 3 2.1 3 2.1 3 2.1 3 V Logic 0 Voltage 0 0.9 0 0.9 0 0.9 0 0.9 V Logic 1 Current −10 +10 −10 +10 −10 +10 −10 +10 μA Logic 0 Current 10 10 10 10 μA Input Capacitance 5 5 5 5 pF Input Setup Time (tS) 1.3 1.3 1.3 1.3 ns Input Hold Time (tH) 0.7 0.7 0.7 0.7 ns Latch Pulsewidth (tLPW) 2.8 2.8 2.8 2.8 ns CLK INPUTS2 Input Voltage Range 0 3 0 3 0 3 0 3 V Common-Mode Voltage 0.75 1.5 2.25 0.75 1.5 2.25 0.75 1.5 2.25 0.75 1.5 2.25 V Differential Voltage 0.5 1.5 0.5 1.5 0.5 1.5 0.5 1.5 V 1 Includes CLK+ pin in single-ended clock input mode. 2 Applicable to CLK+ input and CLK– input when configured for differential clock input mode. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |