전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

FXPS7115D4S 데이터시트(PDF) 5 Page - NXP Semiconductors

부품명 FXPS7115D4S
상세설명  Digital absolute pressure sensor, 40 kPa to 115 kPa
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXPS7115D4S 데이터시트(HTML) 5 Page - NXP Semiconductors

  FXPS7115D4S Datasheet HTML 1Page - NXP Semiconductors FXPS7115D4S Datasheet HTML 2Page - NXP Semiconductors FXPS7115D4S Datasheet HTML 3Page - NXP Semiconductors FXPS7115D4S Datasheet HTML 4Page - NXP Semiconductors FXPS7115D4S Datasheet HTML 5Page - NXP Semiconductors FXPS7115D4S Datasheet HTML 6Page - NXP Semiconductors FXPS7115D4S Datasheet HTML 7Page - NXP Semiconductors FXPS7115D4S Datasheet HTML 8Page - NXP Semiconductors FXPS7115D4S Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 72 page
background image
NXP Semiconductors
FXPS7115D4S
Digital absolute pressure sensor, 40 kPa to 115 kPa
aaa-029736
COMPARATOR
VCC
VOLTAGE
REGULATOR
REFERENCE
GENERATOR
DIGITAL
LOGIC
DSP
OTP
ARRAY
Σ
CONVERTER
VREF
VREF
VREGA
VREGA
VCC
VCC
VREG
C2V
TRIM
TRIM
BIAS
GENERATOR
TRIM
VOLTAGE
REGULATOR
BANDGAP
REFERENCE
VREG_MOD
VREG
VREGA
VREF
OSCILLATOR
COMPARATOR
POR
VCC_UV_ERR
COMPARATOR
Figure 3. Voltage regulation and monitoring
7.1.1 VCC, VREG, VREGA, undervoltage monitor
A circuit is incorporated to monitor the VCC supply voltage and the internally regulated voltages VREG and
VREGA. If any of the voltages fall below the specified undervoltage thresholds in Table 104, SPI and I2C
transactions are terminated. Once the supply returns above the threshold, the device resumes responses.
7.2 Internal oscillator
The device includes a factory trimmed oscillator.
7.3 Pressure sensor signal path
7.3.1 Self-test functions
The device includes analog and digital self-test functions to verify the functionality of the transducer and the
signal chain. The self-test functions are selected by writing to the ST_CTRL[3:0] bits in the DSP_CFG_U5
register. The ST_CTRL bits select the desired self-test connection.
Once the ENDINIT bit is set, the ST_CTRL bits are forced to '0000'. Future writes to the ST_CTRL bits are
disabled until a device reset.
FXPS7115D4S
All information provided in this document is subject to legal disclaimers.
© 2023 NXP B.V. All rights reserved.
Objective data sheet
Rev. 1.2 — 28 June 2023
5 / 72



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com