CS42L52 datasheet(36/82 Pages) CIRRUS

36 / 82 page

DS680A1

CS42L52

4.7

Digital Interface Formats

The serial port operates in standard I²S, Left-Justified, Right-Justified (DAC only), or DSP Mode digital in-

terface formats with varying bit depths from 16 to 24. Data is clocked out of the ADC or into the DAC on the

rising edge of SCLK.

4.7.1

DSP Mode

In DSP Mode, the LRCK acts as a frame sync for 2 data-packed words (left and right channel) input on

SDIN and output on SDOUT. The MSB is input/output on the first SCLK rising edge after the frame sync

rising edge. The right channel immediately follows the left channel.

4.8

Initialization

The CODEC enters a Power-Down state upon initial power-up. The interpolation and decimation filters, del-

ta-sigma and PWM modulators and control port registers are reset. The internal voltage reference, and

switched-capacitor low-pass filters are powered down.

LRCK

SCLK

MS B

LS B

MS B

LS B

AOUTA / AINxA

Left C han nel

R ig ht C han nel

SDOUT

SDIN

AOUTB / AINxB

MSB

Figure 16. I²S Format

LRCK

SCLK

MS B

LS B

MS B

LS B

L eft C h an nel

Rig ht C h a n nel

SDOUT

SDIN

MSB

AOUTA / AINxA

AOUTB / AINxB

Figure 17. Left-Justified Format

LRCK

SCLK

MS B

LS B

MS B

LS B

L e f t C h an n e l

R i g h t C han ne l

SDIN

AOUTL

AOUTR

Audio W ord Length (AW L)

Figure 18. Right-Justified Format (DAC only)

LRCK

SCLK

MS B

LS B

SDIN

HP/LINE OUTB

LS B

Left C h an n el

R ight C h an n el

MS B

LS B MS B

Audio Word Length (AWL)

1/fs

HP/LINE OUTA

Figure 19. DSP Mode Format)

CS42L52 데이터시트(PDF) 36 Page - Cirrus Logic

CS42L52 데이터시트(HTML) 36 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL