전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PE97632 데이터시트(PDF) 7 Page - List of Unclassifed Manufacturers

부품명 PE97632
상세설명  3.2 GHz Delta-Sigma modulated Fractional-N Frequency Synthesizer for Low Phase Noise Applications
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC1 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC1 - List of Unclassifed Manufacturers

PE97632 데이터시트(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button PE97632 Datasheet HTML 3Page - List of Unclassifed Manufacturers PE97632 Datasheet HTML 4Page - List of Unclassifed Manufacturers PE97632 Datasheet HTML 5Page - List of Unclassifed Manufacturers PE97632 Datasheet HTML 6Page - List of Unclassifed Manufacturers PE97632 Datasheet HTML 7Page - List of Unclassifed Manufacturers PE97632 Datasheet HTML 8Page - List of Unclassifed Manufacturers PE97632 Datasheet HTML 9Page - List of Unclassifed Manufacturers PE97632 Datasheet HTML 10Page - List of Unclassifed Manufacturers PE97632 Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
Advance Information
PE97632
Page 7 of 16
Document No. 70-0205-02
│ www.psemi.com
©2006 Peregrine Semiconductor Corp. All rights reserved.
Table 6. AC Characteristics
VDD = 3.0 V, -40° C < TA < 85° C, unless otherwise specified
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Control Interface and Latches (see Figures 3, 4)
fClk
Serial data clock frequency
(Note 1)
10
MHz
tClkH
Serial clock HIGH time
30
ns
tClkL
Serial clock LOW time
30
ns
tDSU
Sdata set-up time to Sclk rising edge
10
ns
tDHLD
Sdata hold time after Sclk rising edge
10
ns
tPW
S_WR pulse width
30
ns
tCWR
Sclk rising edge to S_WR rising edge
30
ns
tCE
Sclk falling edge to E_WR transition
30
ns
tWRC
S_WR falling edge to Sclk rising edge
30
ns
tEC
E_WR transition to Sclk rising edge
30
ns
Main Divider (Including Prescaler) (Note 4)
Fin
Operating frequency
275
3200
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Main Divider (Prescaler Bypassed) (Note 4)
Fin
Operating frequency
50
300
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
fr
Operating frequency
(Note 3)
100
MHz
Pfr
Reference input power (Note 2)
Single ended input
-2
dBm
Phase Detector
fc
Comparison frequency
(Note 3)
50
MHz
SSB Phase Noise (Fin = 1.9 GHz, fr = 20 MHz, fc = 20 MHz, LBW = 50 kHz, VDD = 3.3 V, Temp = 25° C) (Note 4)
ΦN
Phase Noise
1 kHz Offset
-97
dBc/Hz
ΦN
Phase Noise
10 kHz Offset
-102
dBc/Hz
Note 1:
fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify fclk
specification.
Note 2:
CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5 Vp-p. For optimum
phase noise performance, the reference input falling edge rate should be faster than 80mV/ns.
Note 3:
Parameter is guaranteed through characterization only and is not tested.
Note 4:
Parameter below are not tested for die sales. These parameters are verified during the element evaluation per the die flow.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com