| 전자부품 데이터시트 검색엔진 |
|
UPC667CT 데이터시트(PDF) 9 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPC667CT 데이터시트(HTML) 9 Page - Renesas Technology Corp |
|
9 / 14 page ![]() µPC667 7 DC Characteristics and AC Characteristics (TA = –10 to +70 ˚C, DVCC = AVCC = +5 ±0.25 V) Parameter Symbol Conditions MIN. TYP. MAX. Unit Resolution RSL 10 Bit Integral linearity error ILE TA = 0 to 60 ˚C, VREF = 4.0 V –1.0 +1.0 LSB Differential linearity error DLE TA = 0 to 60 ˚C, VREF = 4.0 V –1.0 +1.0 LSB Supply current ICC 50 71 mA Set-up time ts 37 ns Hold time th 1.5 7 ns Settling time tSET TA = 25 ˚C, RL = 375 Ω, VREF = 4.0 V 13 ns Output delay time td VREF = 4.0 V 9 13 ns Full-scale voltage output Vofs VREF = 4.0 V, RL > 100 k Ω 4.95 5.0 V Zero-scale voltage output Vozs VREF = 4.0 V, RL > 100 k Ω 3.95 4 4.05 V Output resistance Zout VREF = 4.0 V 70 85 100 Ω Internal reference voltage output voltage VROUT AVCC = 5.0 V 3.8 4.0 4.2 V Cautions 1. As for the phase compensation capacitance, capacitor of 1 µF should be connected between the phase compensation capacitance pin (COMP) and the power supply pin for analog circuit (AVCC). 2. The internal reference voltage output pin (VROUT) and the reference voltage input pin (VREF) should be shorted. 3. The power supply and GND lines for analog circuit (AVCC and AGND) and those for digital circuit (DVCC and DGND) should be located as separately as possible. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |