| 전자부품 데이터시트 검색엔진 |
|
74ALVC573PW 데이터시트(PDF) 9 Page - Nexperia B.V. All rights reserved |
|
|
|||||||||||||||||||||||||||||
74ALVC573PW 데이터시트(HTML) 9 Page - Nexperia B.V. All rights reserved |
|
9 / 16 page ![]() Nexperia 74ALVC573 Octal D-type transparent latch; 3-state mna812 LE input Qn output tPHL tPLH tW 1/fmax VM VOH VI GND VOL VM Measurement points are given in Table 8. VOL and VOH are the typical output voltage levels that occur with the output load. Fig. 10. Latch enable (LE) pulse width and latch enable input to output (Qn) propagation delays mna813 tPLZ tPHZ outputs disabled outputs enabled VY VX outputs enabled Qn output LOW-to-OFF OFF-to-LOW Qn output HIGH-to-OFF OFF-to-HIGH OE input VOL VOH VCC VI VM GND GND tPZL tPZH VM VM Measurement points are given in Table 8. VOL and VOH are the typical output voltage levels that occur with the output load. Fig. 11. Enable and disable times mna814 th tsu th tsu VM VM VI GND VI GND LE input Dn input Measurement points are given in Table 8. The shaded areas indicate when the input is permitted to change for predicable output performance. Fig. 12. The data set-up and hold times for Dn input to LE input 74ALVC573 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved Product data sheet Rev. 4 — 30 April 2021 9 / 16 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |