전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

UPD75P0116CU 데이터시트(PDF) 39 Page - Renesas Technology Corp

부품명 UPD75P0116CU
상세설명  MOS INTEGRATED CIRCUIT
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD75P0116CU 데이터시트(HTML) 39 Page - Renesas Technology Corp

Back Button UPD75P0116CU Datasheet HTML 35Page - Renesas Technology Corp UPD75P0116CU Datasheet HTML 36Page - Renesas Technology Corp UPD75P0116CU Datasheet HTML 37Page - Renesas Technology Corp UPD75P0116CU Datasheet HTML 38Page - Renesas Technology Corp UPD75P0116CU Datasheet HTML 39Page - Renesas Technology Corp UPD75P0116CU Datasheet HTML 40Page - Renesas Technology Corp UPD75P0116CU Datasheet HTML 41Page - Renesas Technology Corp UPD75P0116CU Datasheet HTML 42Page - Renesas Technology Corp UPD75P0116CU Datasheet HTML 43Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 63 page
background image
µPD75P0116
37
Data Sheet U12603EJ1V1DS
AC Characteristics (TA = –40 to +85 ˚C, VDD = 1.8 to 5.5 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
CPU clock cycle
tCY
Operates with main system clock
2.0
128
µs
timeNote 1
(minimum instruction
execution time = 1
machine cycle)
Operates with subsystem clock
114
122
125
µs
TI0 input frequency
fTI
VDD = 2.7 to 5.5 V
0
1.0
MHz
0
275
kHz
TI0 high-, low-level
tTIH, tTIL
VDD = 2.7 to 5.5 V
0.48
µs
widths
1.8
µs
Interrupt input high-, tINTH,
INT0
IM02 = 0
Note 2
µs
low-level widths
tINTL
IM02 = 1
10
µs
INT1, 2, 4
10
µs
KR0-KR7
10
µs
RESET low-level width
tRSL
10
µs
RC oscillation
fCC
R = 22 k
Ω,VDD = 2.7 to 5.5 V
0.9
1.0
1.3
MHz
frequency
C = 22 pF
VDD = 1.8 to 5.5 V
0.55
1.0
1.3
MHz
Notes 1. The cycle time of the CPU clock (
φ) (minimum instruction execution time) when the device operates with
the main system clock is determined by the time constant of the connected resistor (R) and capacitor
(C), and the value of the processor clock control register (PCC). When the device operates with the
subsystem clock, the cycle time of the CPU clock (
φ) is determined by the oscillation frequency of the
connected oscillator (and external clock), and the values of the system clock control register (SCC) and
processor clock control register (PCC).
The figure on the below shows the supply voltage VDD vs. cycle time tCY characteristics when the device
operates with the main system clock.
2. 2tCY or 128/fCC depending on the setting of the interrupt mode register (IM0).
0.5
0
Supply voltage VDD [V]
12
3
4
5.5
56
1.8
1
2
3
4
5
6
128
(with main system clock)
tCY vs VDD
Operation guaranteed range



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com