| 전자부품 데이터시트 검색엔진 |
|
CC1021-RTR1 데이터시트(PDF) 13 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CC1021-RTR1 데이터시트(HTML) 13 Page - Texas Instruments |
|
13 / 92 page ![]() CC1021 SWRS045 Page 13 of 91 4.6. Frequency Synthesizer Section Parameter Min Typ Max Unit Condition / Note Phase noise, 402 ñ 470 MHz -79 -80 -87 -100 -105 dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz Unmodulated carrier At 12.5 kHz offset from carrier At 25 kHz offset from carrier At 50 kHz offset from carrier At 100 kHz offset from carrier At 1 MHz offset from carrier Measured using loop filter components given in Table 13. The phase noise will be higher for larger PLL loop filter bandwidth. Phase noise, 804 ñ 940 MHz -73 -74 -81 -94 -111 dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz Unmodulated carrier At 12.5 kHz offset from carrier At 25 kHz offset from carrier At 50 kHz offset from carrier At 100 kHz offset from carrier At 1 MHz offset from carrier Measured using loop filter components given in Table 13. The phase noise will be higher for larger PLL loop filter bandwidth. PLL loop filter bandwidth Loop filter 2, up to 19.2 kBaud Loop filter 3, up to 38.4 kBaud 15 30.5 kHz kHz After PLL and VCO calibration. The PLL loop bandwidth is programmable. See Table 25 on page 52 for loop filter component values. PLL lock time (RX / TX turn time) Loop filter 2, up to 19.2 kBaud Loop filter 3, up to 38.4 kBaud Loop filter 5, up to 153.6 kBaud 140 75 14 us us us 307.2 kHz frequency step to RF frequency within ±10 kHz, ±15 kHz, ±50 kHz settling accuracy for loop filter 2, 3 and 5 respectively. Depends on loop filter component values and PLL_BW register setting. See Table 26 on page 53 for more details. PLL turn-on time. From power down mode with crystal oscillator running. Loop filter 2, up to 19.2 kBaud Loop filter 3, up to 38.4 kBaud Loop filter 5, up to 153.6 kBaud 1300 1080 700 us us us Time from writing to registers to RF frequency within ±10 kHz, ±15 kHz, ±50 kHz settling accuracy for loop filter 2, 3 and 5 respectively. Depends on loop filter component values and PLL_BW register setting. See Table 25 on page 53 for more details. Table 8. Frequency synthesizer parameters |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |