| 전자부품 데이터시트 검색엔진 |
|
L6730CQ 데이터시트(PDF) 41 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6730CQ 데이터시트(HTML) 41 Page - STMicroelectronics |
|
41 / 50 page ![]() L6730C - L6730D I/O Description 41/50 SYNCH This pin is connected to the synch pin of the controller (see Chapter 5.11 on page 26). PWRGD This pin is connected to the PGOOD pin of the controller. DIP SWITCH Different positions of the dip switch correspond to different settings of the multifunction pin (S/O/U) (CC/O/U). Table 11. Dip switch UVLO OVP SINK CC Vsou/VCCDR DIP SWITCH STATE 5V Not Latched Not 0 S7 A 5V Not Latched Yes 0.2 S1-S7 B 5V Latched Not 0.3 S2-S7 C 5V Latched Yes 0.4 S3-S7 D 12V Not Latched Not 0.5 S4-S7 E 12V Not Latched Yes 0.6 S5-S7 F 12V Latched Not 0.7 S6-S7 G 12V Latched Yes 1 S1 H Table 10. I/O Functions |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |