 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST7L19 데이터시트(PDF) 59 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7L19 데이터시트(HTML) 59 Page - STMicroelectronics |
|
|
59 / 138 page  ST7L15, ST7L19 59/138 DUAL 12-BIT AUTORELOAD TIMER 4 (cont’d) 11.2.3.5 Input Capture Mode The 12-bit ATICR register is used to latch the val- ue of the 12-bit free running upcounter CNTR1 af- ter a rising or falling edge is detected on the ATIC pin. When an input capture occurs, the ICF bit is set and the ATICR register contains the value of the free running upcounter. An IC interrupt is gen- erated if the ICIE bit is set. The ICF bit is reset by reading the ATICRH/ATICRL register when the ICF bit is set. The ATICR is a read only register and always contains the free running upcounter value which corresponds to the most recent input capture. Any further input capture is inhibited while the ICF bit is set. Figure 40. Block Diagram of Input Capture Mode Figure 41. Input Capture Timing Diagram ATCSR CK0 CK1 ICIE ICF 12-bit AUTORELOAD REGISTER 12-bit UPCOUNTER1 fCPU ATIC 12-bit INPUT CAPTURE REGISTER IC INTERRUPT REQUEST ATR1 ATICR CNTR1 (1ms fLTIMER @ 8 MHz) timebase OFF COUNTER1 t 01h fCOUNTER xxh 02h 03h 04h 05h 06h 07h 04h ATIC PIN ICF FLAG INTERRUPT 08h 09h 0Ah INTERRUPT ATICR READ 09h 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
