DIR1703 datasheet(25/30 Pages) TI

25 / 30 page

www.ti.com

TYPICAL CIRCUIT CONNECTION

AUDIO

Receiver Circuit

3.3-V V

For Automatic Clock Source Selection

Reset (active LOW )

COUT

DOUT

UOUT

EMPH

BFRAME

RST

RSV

RXIN

CKSEL

FILT

DGND

PSCK1

PSCK0

FSOUT0

BCKO

LRCKO

CLKST

SCKO

FSOUT1

ERROR

XTI

XTO

AGND

FMT1

FMT0

To Microcontroller

Actual Sampling

Frequency Output

System Clock

FrequencySetting

384, 512f

(128, 256,

Audio Data

Processor

DecodedData Format

Setting

3.3-V V

VDD

VCC

DIR9001

SLES198 – DECEMBER 2006

Figure 17 illustrates typical circuit connection.

NOTES: R1: Loop filter resistor, 680 Ω

R2: Current-limiting resistor; generally, a 100 Ω–500 Ω resistor is used, but it depends on the crystal resonator.

C1: Loop filter capacitor, 0.068 µF.

C2: Loop filter capacitor, 0.0047 µF.

C3, C4: OSC load capacitor; generally, a 10-pF–30-pF capacitor is used, but it depends on the crystal resonator and

PCB layout.

C5, C8: 10-µF electrolytic capacitor typical, depending on power-supply quality and PCB layout.

C6, C7: 0.1-µF ceramic capacitor typical, depending on power-supply quality and PCB layout.

X1: Crystal resonator, use a 24.576-MHz fundamental resonator when XTI clock source is needed.

Figure 17. Typical Circuit Connection Diagram

Submit Documentation Feedback

DIR1703 데이터시트(PDF) 25 Page - Texas Instruments

DIR1703 데이터시트(HTML) 25 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

데이터시트 다운로드

링크 URL