| 전자부품 데이터시트 검색엔진 |
|
UPD161401W/P 데이터시트(PDF) 90 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD161401W/P 데이터시트(HTML) 90 Page - Renesas Technology Corp |
|
90 / 126 page ![]() Data Sheet S15726EJ2V0DS 88 µµµµPD161401 6.37 Power System Control Register 2 (R53) This command sets the power system mode of the µPD161401. RS E /RD R,/W /WR D7 D6 D5 D4 D3 D2 D1 D0 Setting 1 1 0 VRR3 VRR2 VRR1 VRR0 SVR3 SVR2 SVR1 SVR0 VRR3 to VRR0 When the main duty display mode is used, the resistance ratio can be changed in 16 steps by the VLCD internal resistance ratio adjustment command. Four bits of the VLCD internal resistance ratio adjustment register set the reference value of (1 + Rb/Ra) to the value shown in Table 6 −−−−22. SVR3 to SVR0 When the sub-duty display mode is used, the resistance ratio can be changed in 16 steps by the VLCD internal resistance ratio adjustment command. Four bits of the VLCD internal resistance ratio adjustment register set the reference value of (1 + Rb/Ra) to the value shown in Table 6 −−−−22. Table 6-22. VLCD Internal Resistance Ratio Adjustment Register Register VRR3 VRR2 VRR1 VRR0 SVR3 SVR2 SVR1 SVR0 1 + Rb/Ra 0000 3 0001 4 0010 5 0011 6 0100 7 0101 8 0110 9 0111 10 1000 11 1001 12 1010 13 1011 14 1100 15 1101 16 1110 17 1111 18 Default value (default value of reset command) D7 D6 D5 D4 D3 D2 D1 D0 00000000 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |