전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MAS9116ASBA 데이터시트(PDF) 10 Page - Micro Analog systems

부품명 MAS9116ASBA
상세설명  Stereo Digital Volume Control
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MAS [Micro Analog systems]
홈페이지  http://www.mas-oy.com
Logo MAS - Micro Analog systems

MAS9116ASBA 데이터시트(HTML) 10 Page - Micro Analog systems

Back Button MAS9116ASBA Datasheet HTML 6Page - Micro Analog systems MAS9116ASBA Datasheet HTML 7Page - Micro Analog systems MAS9116ASBA Datasheet HTML 8Page - Micro Analog systems MAS9116ASBA Datasheet HTML 9Page - Micro Analog systems MAS9116ASBA Datasheet HTML 10Page - Micro Analog systems MAS9116ASBA Datasheet HTML 11Page - Micro Analog systems MAS9116ASBA Datasheet HTML 12Page - Micro Analog systems MAS9116ASBA Datasheet HTML 13Page - Micro Analog systems MAS9116ASBA Datasheet HTML 14Page - Micro Analog systems Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 18 page
background image
10 (18)
DA9116.005
22 November, 2005
DIGITAL CHARACTERISTICS
N Digital Inputs/Outputs
(AVCC=+5.0 V, AVSS=0 V, TA=+25
oC unless otherwise noted)
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
Input low voltage
VIL
All digital inputs,
DC
0.3*
DVCC
V
Input high voltage
VIH
All digital inputs,
DC
0.7*
DVCC
V
Output low voltage
VOL
All digital outputs,
IL=2mA
0.4
V
Output high voltage
VOH
All digital outputs,
IH=2mA
DVCC-
0.4
V
N Serial Interface Timing
(AVCC=+5.0 V, AVSS=0 V, TA=+25
oC unless otherwise noted)
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
Frequency of CCLK
FCCLK
1
MHz
Period of CCLK high
TWHC
Measured from VIH to VIH
500
ns
Period of CCLK low
TWLC
Measured from VIL to VIL
500
ns
Rise time of CCLK
TRC
Measured from VIL to VIH
100
ns
Fall time of CCLK
TFC
Measured from VIH to VIL
100
ns
Hold time, CCLK high to
XCS low
THCHS
20
ns
Setup time, XCS low to
CCLK high
TSSLCH
100
ns
Setup time, valid CI to
CCLK high
TSDCH
100
ns
Hold time, CCLK high to
invalid CI
THCHD
100
ns
Delay time, CCLK low to
valid CI
TDCLD
Load=100pF
200
ns
Delay time, XCS high or 8
th
CCLK low to invalid CI
TDSZ
Load=3.3kΩ
20
200
ns
Hold time, 16
th CCLK high
to XCS high
THLCHS
200
ns
Setup time, XCS high to
CCLK high
TSSHCH
200
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com