| 전자부품 데이터시트 검색엔진 |
|
L6730BTR 데이터시트(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6730BTR 데이터시트(HTML) 21 Page - STMicroelectronics |
|
21 / 52 page ![]() L6730 - L6730B Device description 21/52 5.8 Monitoring and protection The output voltage is monitored by the FB pin. If it is not within ±10% (typ.) of the programmed value, the Power-Good (PGOOD) output is forced low. The PGOOD signal can be delayed by adding an external capacitor on PGDelay pin (see Table 3: Pins connection and Figure 13.); this can be useful to perform cascade sequencing. The delay can be calculated with the following formula: The device provides over voltage protection: when the voltage sensed on FB pin reaches a value 20% (typ) greater than the reference, the low-side driver is turned on. If the OVP not- latched mode has been set the low-side MOSFET is kept on as long as the overvoltage is detected (see Figure 14.).The OVP latched-mode has been set the low-side MOSFET is turned on until VCC is toggled (see Figure 15.). In case of latched-mode OVP the OSC pin is forced high (4.5V typ) if an over voltage is detected. Figure 13. PGOOD signal () pF C PGDelay ⋅ = 5 . 0 2ms/Div. PGOOD FB |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |