전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MAS9191AJ 데이터시트(PDF) 14 Page - Micro Analog systems

부품명 MAS9191AJ
상세설명  Single Chip AMPS/ETACS/NAMPS Audio/Data Processor
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MAS [Micro Analog systems]
홈페이지  http://www.mas-oy.com
Logo MAS - Micro Analog systems

MAS9191AJ 데이터시트(HTML) 14 Page - Micro Analog systems

Back Button MAS9191AJ Datasheet HTML 10Page - Micro Analog systems MAS9191AJ Datasheet HTML 11Page - Micro Analog systems MAS9191AJ Datasheet HTML 12Page - Micro Analog systems MAS9191AJ Datasheet HTML 13Page - Micro Analog systems MAS9191AJ Datasheet HTML 14Page - Micro Analog systems MAS9191AJ Datasheet HTML 15Page - Micro Analog systems MAS9191AJ Datasheet HTML 16Page - Micro Analog systems MAS9191AJ Datasheet HTML 17Page - Micro Analog systems MAS9191AJ Datasheet HTML 18Page - Micro Analog systems Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 36 page
background image
14
DA9191A.000
July 31, 1997
FUNCTIONS
Data Reception in Narrow Band mode
Forward voice channel data format for narrow band.
DSAT
Sync word
Data
DSAT
24
30
40
24
Sync word = 011001010110101001100110100110
DSAT = Digital Supervisory Audio Tone is one of seven 24-bit digital sequences added to the voice transmission.
DSAT is transmitted at 200 NRZ bits/second. The following is a list of the seven DSAT sequences.
DSAT sequence
0
2556CBHEX
1
255B2BHEX
2
256A9BHEX
3
25AD4DHEX
4
26AB2BHEX
5
26B2ADHEX
6
2669ABHEX
The 40-bit long data sequence is generated at a 100 Manchester bits/second rate. The data sequence contains 28
bits of data and 12 parity bits.
The incoming data is captured by two 8-bit shift
registers. When one shift register is full the RXWRD
flag is set and an interrupt is generated. The
captured data must be read by the micro controller
within 20ms after the interrupt. Meanwhile, the other
shift register is being filled and when it is full a new
interrupt is generated. The shift registers are clocked
in at 400 Hz. Two samples of each state of both the
200 NRZ bits/second data and the 100 Manchester
bits/second data are loaded into the registers. Note
that there are as many transitions in the 200 NRZ
bits/second data as in the 100 Manchester
bits/second data. The micro controller will then be
used to filter the digital bit sequence and detect the
DSAT, SYNC WORD and DATA out of the bit
stream. The DATA must be checked with following
algorithm:
G(x) = x
12 + x10 + x8 + x5 + x4 + x3 + x0
8-bit
shift register
8-bit
shift register
STxD
SCL
SCL
400 Hz
400 Hz
C1
Rx



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com