| 전자부품 데이터시트 검색엔진 |
|
UPD780949 데이터시트(PDF) 50 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD780949 데이터시트(HTML) 50 Page - Renesas Technology Corp |
|
50 / 69 page ![]() 50 µPD780949(A) LCD C/D 1/2 BIas Method Note: The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (VLCDN; n = 0, 1, 2). Table 12-8: DC Characteristics 1/2 Bias Method Parameter Symbol Test Conditions MIN TYP MAX. Unit LCD drive voltage VLCD 3.0 VDD V LCD split resistor RLCD 515 45 k Ω LCD output voltage deviation Note (common) VODC IO = ± 5 µA 0 ±0.2 LCD output voltage deviation Note (segment) VODS IO = ± 1 µA 3.0 V ≤ VLCD ≤ VDD VLCD0 = VLCD VLCD1 = VLCD x 1/2 VLCD2 = VLCD x 1/2 0±0.2 V LCD C/D 1/3 Bias Method Note: The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (VLCDN; n = 0, 1, 2). Table 12-9: DC Characteristics 1/3 Bias Method Parameter Symbol Test Conditions MIN TYP MAX. Unit LCD drive voltage VLCD 3.0 VDD V LCD split resistor RLCD 515 45 k Ω LCD output voltage deviation Note (common) VODC IO = ± 5 µA 0 ±0.2 LCD output voltage deviation Note (segment) VODS IO = ± 1 µA 3.0 V ≤ VLCD ≤ VDD VLCD0 = VLCD VLCD1 = VLCD x 2/3 VLCD2 = VLCD x 1/3 0±0.2 V |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |