전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

RT4823WSC 데이터시트(PDF) 8 Page - Richtek Technology Corporation

부품명 RT4823WSC
상세설명  Wide Input and Ultra-Low Quiescent Current Boost Converter with High Efficiency
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RICHTEK [Richtek Technology Corporation]
홈페이지  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT4823WSC 데이터시트(HTML) 8 Page - Richtek Technology Corporation

Back Button RT4823WSC Datasheet HTML 4Page - Richtek Technology Corporation RT4823WSC Datasheet HTML 5Page - Richtek Technology Corporation RT4823WSC Datasheet HTML 6Page - Richtek Technology Corporation RT4823WSC Datasheet HTML 7Page - Richtek Technology Corporation RT4823WSC Datasheet HTML 8Page - Richtek Technology Corporation RT4823WSC Datasheet HTML 9Page - Richtek Technology Corporation RT4823WSC Datasheet HTML 10Page - Richtek Technology Corporation RT4823WSC Datasheet HTML 11Page - Richtek Technology Corporation RT4823WSC Datasheet HTML 12Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
RT4823
Copyright © 2022 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
www.richtek.com
DS4823-01
September 2022
8
Parameter
Symbol
Test Conditions
Min
Typ
Max
Unit
Efficiency
Efficiency
Eff
VOUT = 5V, VIN = 3.6V,
Load = 10
A
--
72
--
%
VOUT = 5V, VIN = 3.6V,
Load = 10mA
--
90
--
VOUT = 5V, VIN = 3.6V,
Load = 600mA
--
93
--
VOUT = 5V, VIN = 3.6V,
Load = 1000mA
--
91
--
Note 1.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These
are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in
the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect
device reliability.
Note 2.
θJA is measured under natural convection (still air) at TA = 25°C with the component mounted on a high
effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.
JC is measured
at the exposed pad of the package.
Note 3.
Devices are ESD sensitive. Handling precautions are recommended.
Note 4.
The device is not guaranteed to function outside its operating conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com