전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

RT6318B 데이터시트(PDF) 22 Page - Richtek Technology Corporation

부품명 RT6318B
상세설명  8A, 23V Synchronous Step-Down Converter with 3.3V/5V LDO
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RICHTEK [Richtek Technology Corporation]
홈페이지  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT6318B 데이터시트(HTML) 22 Page - Richtek Technology Corporation

Back Button RT6318B Datasheet HTML 17Page - Richtek Technology Corporation RT6318B Datasheet HTML 18Page - Richtek Technology Corporation RT6318B Datasheet HTML 19Page - Richtek Technology Corporation RT6318B Datasheet HTML 20Page - Richtek Technology Corporation RT6318B Datasheet HTML 21Page - Richtek Technology Corporation RT6318B Datasheet HTML 22Page - Richtek Technology Corporation RT6318B Datasheet HTML 23Page - Richtek Technology Corporation RT6318B Datasheet HTML 24Page - Richtek Technology Corporation RT6318B Datasheet HTML 25Page - Richtek Technology Corporation  
Zoom Inzoom in Zoom Outzoom out
 22 / 25 page
background image
RT6318B/C
22
DS6318B/C-01 December 2021
www.richtek.com
©
Copyright 2021 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
GND
LX
LX
BOOT
VIN
EN
PGND
6
1
2
4
5
3
7
Rboot
COUT
VOUT
L
GND
CIN
VIN
The input capacitor must
be placed as close to the
IC as possible for noise
immunity and phase ring.
The compensation components(RFF and
CFF) must be connected as close to the IC
as possible.
LX should be connected to
inductor by wide and short trace,
and Do NOT use any via for LX.
Keep sensitive components
away from this area.
The VIN trace should be wide
enough for high current density
application.
The number of vias is base on
input maximum current to design.
The AGND and PGND should be
connected by single point grounding to
avoid ground level shift.
RFF
11 10 9
8
12
For thermal performance, the vias
under IC must be placed and least
two layers for VIN and PGND trace.
The recommended via size is 8 mil
drill/16 mil copper width.
CFF
GND
RT6318B
GND
LX
LX
BOOT
VIN
EN
PGND
6
1
2
4
5
3
7
GND
Rboot
COUT
VOUT
L
GND
CIN
VIN
The input capacitor must
be placed as close to the
IC as possible for noise
immunity and phase ring.
LX should be connected to
inductor by wide and short trace,
and Do NOT use any via for LX.
Keep sensitive components
away from this area.
The VIN trace should be wide
enough for high current density
application.
The number of vias is base on
input maximum current to design.
The AGND and PGND should be
connected by single point grounding to
avoid ground level shift.
11 10 9
8
12
For thermal performance, the vias
under IC must be placed and least
two layers for VIN and PGND trace.
The recommended via size is 8 mil
drill/16 mil copper width.
AGND
RT6318C
The compensation components(RFF and
CFF) must be connected as close to the IC
as possible.
Figure 9. Layout Guide of RT6318C
Figure 8. Layout Guide of RT6318B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com