| 전자부품 데이터시트 검색엔진 |
|
RT9758 데이터시트(PDF) 2 Page - Richtek Technology Corporation |
|
|
|||||||||||||||||||||||||||||
RT9758 데이터시트(HTML) 2 Page - Richtek Technology Corporation |
|
2 / 61 page ![]() RT9758 Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS9758-03 May 2023 2 Marking Information 2C : Product Code YMDNN : Date Code 2C YM DNN Pin Configuration (TOP VIEW) SYNC VBUS VOUT CFH1 CFL1 VOUT CFH2 SCL VBUS CFL2 SDA VOUT VBUS CFH2 CFL2 VBUS WRX_IN ADDR BST2 VOUT WRX_IN VBUS EN BST1 VOUT WRX_OK VBUS VOUT CFH1 CFL1 PGND PGND PGND AGND INT PGND F6 E6 D6 C6 B6 A6 F5 E5 D5 C5 B5 A5 F4 E4 D4 C4 B4 A4 F3 E3 D3 C3 B3 A3 F2 E2 D2 C2 B2 A2 F1 E1 D1 C1 B1 A1 WL-CSP-36B 2.74x2.84 (BSC) Functional Pin Description Pin No. Pin Name I/O Pin Function A1 SCL DI I2C serial clock line. Connect to 1.8V/3.3V pull-up voltage via 10kohm pull-up resistor. A2, B2, C2, D2, E2, F2 VBUS P These pins are the input power supply and must be connected together on the PCB. Two 4.7 F capacitors must be connected to VBUS and GND. A3, B3 CFH2 P Flying capacitor positive node. Two 22 F capacitors must be connected to CFL2 and CFH2 and placed as close as possible to the device. These pins must be connected together on the PCB. A4, B4, C4, D4, E4, F4 VOUT P Power supply. Connect to positive terminal of the battery pack or the input of the next stage charger IC. Must be connected together on the PCB. One 22 F capacitors must be connected to VOUT and GND. A5, B5 CFL2 P Flying capacitor negative node. Two 22 F capacitors must be connected to CFL2 and CFH2 and placed as close as possible to the device. These pins must be connected together on the PCB. A6, B6, E6, F6 PGND P Power ground pin. B1 SDA DIO I2C serial data line. Connect to 1.8V/3.3V pull-up voltage via 10kohm pull-up resistor. C1, D1 WRX_IN P Connect to wireless power receiver output. One 2.2 F capacitor must be connected to WRX_IN and GND. C3 BST2 P Charge pump for gate drive. Connect a 22nF capacitor between BST2 and CFH2. C5 ADDR DI Provide different voltage level at ADDR and GND to assign address of the device. C6 AGND P Analog ground pin. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |