M58LR128HT85ZB5F datasheet(20/112 Pages) STMICROELECTRONICS

20 / 112 page

Command interface

M58LR128HT, M58LR128HB

20/112

4.5

Clear Status Register command

The Clear Status Register command can be used to reset (set to ‘0’) all error bits (SR1, 3, 4

and 5) in the Status Register.

One Bus Write cycle is required to issue the Clear Status Register command. The Clear

Status Register command does not affect the read mode of the bank.

The error bits in the Status Register do not automatically return to ‘0’ when a new command

is issued. The error bits in the Status Register should be cleared before attempting a new

program or erase command.

4.6

Block Erase command

The Block Erase command is used to erase a block. It sets all the bits within the selected

block to ’1’. All previous data in the block is lost.

If the block is protected then the erase operation will abort, the data in the block will not be

changed and the Status Register will output the error.

Two Bus Write cycles are required to issue the command.

●

The first bus cycle sets up the Block Erase command.

●

The second latches the block address and starts the Program/Erase Controller.

If the second bus cycle is not the Block Erase Confirm code, Status Register bits SR4 and

SR5 are set and the command is aborted.

Once the command is issued the bank enters Read Status Register mode and any read

operation within the addressed bank will output the contents of the Status Register. A Read

Array command is required to return the bank to Read Array mode.

During Block Erase operations the bank containing the block being erased will only accept

the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the

Program/Erase Suspend command, all other commands will be ignored.

The Block Erase operation aborts if Reset, RP, goes to VIL. As data integrity cannot be

guaranteed when the Block Erase operation is aborted, the block must be erased again.

Refer to Dual Operations section for detailed information about simultaneous operations

allowed in banks not being erased.

Typical Erase times are given in Table 17: Program/Erase times and endurance cycles.

See Appendix C, Figure 23: Block Erase flowchart and pseudocode, for a suggested

flowchart for using the Block Erase command.

M58LR128HT85ZB5F 데이터시트(PDF) 20 Page - STMicroelectronics