| 전자부품 데이터시트 검색엔진 |
|
IP101GRI 데이터시트(PDF) 16 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
IP101GRI 데이터시트(HTML) 16 Page - List of Unclassifed Manufacturers |
|
16 / 65 page ![]() IP101G Data Sheet 16/65 January 14, 2014 Copyright © 2011, IC Plus Corp. IP101G-DS-R01 3.2 IP101GR/GRI pin description IP101GR/GRI Pin no. Label Type Reset State Description Serial Management Interface Pins 22 MDC I Hi-Z Management Data Interface Clock: This pin provides a clock reference to MDIO. The clock period can be to 300ns. 23 MDIO I/O (PU) I (PU) Management Data interface Input/Output: The function of this pin is to transfer management information between PHY and MAC. MII/RMII Pins 5 TXEN I (PD) I (PD) Transmit Enable or Signal Detect. 1 TXER/FXSD I (PD) I (PD) Transmit Error or FXSD: This is a dual-function pin which is determined by the media type selection. If RXDV/CRS_DV/FX_HEN is latched as “0 (default)” upon reset, the TP interface is selected and its function as TXER. If the fiber interface is selected, this pin’s function as FXSD. FXSD: 0: Fiber link down; 1: Fiber link up Transmit Enable: TXEN TXER Description 1 1 Transmission error propagation. 0 1 Combine TXD[3:0] that equal to 0001 for request PHY to enter LPI mode. 1 0 0 0 Normal operation This pin TXER must be either floating or connecting to GND in RMII mode. 10 TXCLK/50M_CLKI I/O Hi-Z Transmit Clock output or 50M clock input: In MII mode, this pin provides a continuous 25MHz clock at 100Base-TX and 2.5MHz at 10Base-T. In RMII mode, a 50Mhz clock should input to this pin for the timing reference of the internal circuit. 6,7,8,9 TXD[3:0] I Hi-Z Transmit Data Input: In MII mode, TXD[3:0] is synchronous to TXCLK. In RMII mode, TXD[1:0] is synchronous to 50M_CLKI. 19 RXDV/CRS_DV/ FX_HEN O/LI (PD) I (PD) Receive Data Valid or Media Type Selection: FX_HEN The input state is latched upon reset to determine whether TP or fiber interface is selected. If it is at logic “0” (default) state upon reset, the TP interface is selected; otherwise the fiber interface is selected. RXDV/CRS_DV In MII mode, this pin indicates the Receive Data Valid |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |