| 전자부품 데이터시트 검색엔진 |
|
ZSSC1750 데이터시트(PDF) 39 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ZSSC1750 데이터시트(HTML) 39 Page - Renesas Technology Corp |
|
39 / 117 page ![]() ZSSC1750 / ZSSC1751 Datasheet © 2016 Integrated Device Technology, Inc. 39 April 20, 2016 3.3.4.5 Register “funcDis” – Disabling VDDP Reset and STO Output Pin Table 3.8 Register funcDis Name Address Bits Default Access Description disVddpRst B9HEX [0] 0BIN RW When set to 1, VddpReset does not generate a MCU_RSTN signal to reset the external microcontroller. disStoOut [1] 0BIN RW When set to 1, the output driver of the STO pin is disabled. Unused [7:2] 000000BIN RO Unused; always write as 0. 3.4 SBC Watchdog Timer (WD_TIMER Block) The SBC contains a configurable watchdog timer (down counter) for the ZSSC1750/51 when it is running using the clock from the low-power oscillator. It is used to recover from an invalid software or hardware state. To avoid a reset of the system, the watchdog must be periodically serviced. The only part of the system that will not be reset by the watchdog reset is the watchdog itself and its configuration registers. Figure 3.2 Structure of the Watchdog Timer Configurable Prescaler 1 : 1 1 : 125 1 : 1250 1 : 12500 lpClk (125 kHz) 16-Bit Down Counter wdogPrescaleCfg (register file) == 0? & set wdogCnt (register file) wdIrq (IRQ ctrl) wdogIrqFuncEna (register file) wdRst (RstCtrl) & set O R By default, the watchdog timer is active starting with a counter value of FFFFHEX and a prescaler of 125. This is done to guarantee that the boot code of the external microcontroller has enough time to finish. During the initialization phase of the system, the user’s software can disable, reconfigure, and restart the watchdog. Disabling the watchdog before configuration is required as all write accesses to the register wdogPresetVal and the register wdogCfg except the bits wdogLock and wdogEna (see Table 3.12) are blocked when the watchdog is active. As it takes multiple low-power clock cycles until the enable signal is evaluated inside the watchdog clock domain, the SSW[7] bit (wdActive) must be checked to determine if write accesses are possible. To avoid any malfunction during reconfiguration, the prescaler registers are set to 0 and the counter register is set to FFFFHEX at disable. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |