전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CD54HC112 데이터시트(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
부품명 CD54HC112
상세설명  CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

CD54HC112 데이터시트(HTML) 1 Page - Texas Instruments

  CD54HC112 Datasheet HTML 1Page - Texas Instruments CD54HC112 Datasheet HTML 2Page - Texas Instruments CD54HC112 Datasheet HTML 3Page - Texas Instruments CD54HC112 Datasheet HTML 4Page - Texas Instruments CD54HC112 Datasheet HTML 5Page - Texas Instruments CD54HC112 Datasheet HTML 6Page - Texas Instruments CD54HC112 Datasheet HTML 7Page - Texas Instruments CD54HC112 Datasheet HTML 8Page - Texas Instruments CD54HC112 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 29 page
background image
CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with
Set and Reset with Negative-Edge Trigger
1 Features
• Hysteresis on clock inputs for improved noise
immunity and increased input rise and fall times
• Asynchronous set and reset
• Complementary outputs
• Buffered inputs
• Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA
= 25
℃
• Fanout (over temperature range)
– Standard outputs: 10 LSTTL loads
– Bus driver outputs: 15 LSTTL loads
• Wide operating temperature range: -55
℃ to 125℃
• Balanced propagation delay and transition times
• Significant power reduction compared to LSTTL
Logic ICs
• HC types
– 2 V to 6 V operation
– High noise immunity: NIL = 30%, NIH = 30% of
VCC at VCC = 5 V
• HCT types
– 4.5 V to 5.5 V operation
– Direct LSTTL input logic compatibility, VIL = 0.8
V (max), VIH = 2 V (min)
– CMOS input compatibility, II ≤ 1 μA at VOL, VOH
2 Description
The ’HC112 and ’HCT112 utilize silicon-gate CMOS
technology to achieve operating speeds equivalent to
LSTTL parts. They exhibit the low power consumption
of standard CMOS integrated circuits, together with
the ability to drive 10 LSTTL loads.
These flip-flops have independent J, K, PRE, CLR,
and Clock inputs and Q and Q outputs. They
change state on the negative-going transition of
the clock pulse. PRE and CLR are accomplished
asynchronously by low-level inputs.
The HCT logic family is functionally as well as pin
compatible with the standard LS logic family.
Package Information
PART NUMBER
PACKAGE
(1)
BODY SIZE (NOM)
CD54HC112F3A
CDIP (16)
24.38 mm × 6.92 mm
CD74HC112M96
SOIC (16)
9.90 mm × 3.90 mm
CD74HC112E
PDIP (16)
19.31 mm × 6.35 mm
CD74HCT112E
PDIP (16)
19.31 mm × 6.35 mm
CD74HC112NSR
SO (16)
6.20 mm × 5.30 mm
CD74HC112PW
TSSOP (16) 5.00 mm × 4.40 mm
(1)
For all available packages, see the orderable addendum at
the end of the data sheet.
xCLK
C
C
xJ
xK
xCLR
C
C
C
C
xQ
C
C
C
C
xQ
xPRE
Functional Diagram
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112
SCHS141J – MARCH 1998 – REVISED OCTOBER 2022
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION
DATA.


유사한 부품 번호 - CD54HC112

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD54HC112 TI-CD54HC112 Datasheet
346Kb / 13P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI-CD54HC112 Datasheet
643Kb / 18P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI1-CD54HC112 Datasheet
757Kb / 20P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112F3A TI-CD54HC112F3A Datasheet
346Kb / 13P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112F3A TI-CD54HC112F3A Datasheet
643Kb / 18P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
More results

유사한 설명 - CD54HC112

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD74HC107 TI-CD74HC107 Datasheet
56Kb / 8P
Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC112 TI-CD74HC112 Datasheet
55Kb / 8P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73 Datasheet
266Kb / 13P
Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC112 TI-CD54HC112 Datasheet
346Kb / 13P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI-CD54HC112_08 Datasheet
643Kb / 18P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73_08 Datasheet
452Kb / 15P
Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC107 TI-CD54HC107_08 Datasheet
451Kb / 15P
Dual J-K Flip-Flop with Reset Negative-Edge Trigger
SN75C188DRG4 TI1-SN75C188DRG4 Datasheet
765Kb / 20P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC107 TI1-CD54HC107_16 Datasheet
624Kb / 16P
Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC112 TI1-CD54HC112_15 Datasheet
757Kb / 20P
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com