| 전자부품 데이터시트 검색엔진 |
|
WM8199SCDS/V 데이터시트(PDF) 9 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8199SCDS/V 데이터시트(HTML) 9 Page - Wolfson Microelectronics plc |
|
9 / 32 page ![]() WM8199 Production Data w PD Rev 4.3 March 2007 9 INPUT VIDEO SAMPLING MCLK VSMP INPUT VIDEO t PER t VSMPSU t VSMPH t VSU t VH t RSU t RH t MCLKL t MCLKH Figure 3 Input Video Timing Note: 1. See Page 20 (Programmable VSMP Detect Circuit) for video sampling description. Test Conditions AVDD = DVDD1 = 5.0V, DVDD2 = 3.3V, AGND = DGND = 0V, TA = 25 °C unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS MCLK period tPER 25 ns MCLK high period tMCLKH 11.3 14.1 ns MCLK low period tMCLKL 11.3 14.1 ns VSMP set-up time tVSMPSU 5 ns VSMP hold time tVSMPH 3 ns Video level set-up time tVSU 11 ns Video level hold time tVH 4 ns Reset level set-up time tRSU 11 ns Reset level hold time tRH 4 ns Notes: 1. tVSU and tRSU denote the set-up time required after the input video signal has settled. 2. Parameters are measured at 50% of the rising/falling edge. OUTPUT DATA TIMING MCLK OP[7:0] t PD Figure 4 Output Data Timing |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |