전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8510GEDS/RV 데이터시트(PDF) 65 Page - Wolfson Microelectronics plc

부품명 WM8510GEDS/RV
상세설명  Mono CODEC with Speaker Driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8510GEDS/RV 데이터시트(HTML) 65 Page - Wolfson Microelectronics plc

Back Button WM8510GEDS/RV Datasheet HTML 61Page - Wolfson Microelectronics plc WM8510GEDS/RV Datasheet HTML 62Page - Wolfson Microelectronics plc WM8510GEDS/RV Datasheet HTML 63Page - Wolfson Microelectronics plc WM8510GEDS/RV Datasheet HTML 64Page - Wolfson Microelectronics plc WM8510GEDS/RV Datasheet HTML 65Page - Wolfson Microelectronics plc WM8510GEDS/RV Datasheet HTML 66Page - Wolfson Microelectronics plc WM8510GEDS/RV Datasheet HTML 67Page - Wolfson Microelectronics plc WM8510GEDS/RV Datasheet HTML 68Page - Wolfson Microelectronics plc WM8510GEDS/RV Datasheet HTML 69Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 81 page
background image
Pre-Production
WM8510
w
PD Rev 4.1 December 2006
65
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
5
SPKPEN
0
SPKOUTP enable
0 = disabled
1 = enabled
Analogue
Outputs
4
0
Reserved
3
MONOMIXEN
0
Mono Mixer Enable
0 = disabled
1 = enabled
Analogue
Outputs
2
SPKMIXEN
0
Speaker Mixer Enable
0 = disabled
1 = enabled
Analogue
Outputs
1
0
Reserved
0
DACEN
0
DAC enable
0 = DAC disabled
1 = DAC enabled
Analogue
Outputs
8
BCP
0
BCLK polarity
0=normal
1=inverted
Digital Audio
Interfaces
7
FRAMEP
0
Frame clock polarity
0=normal
1=inverted
Digital Audio
Interfaces
6:5
WL
10
Word length
00=16 bits
01=20 bits
10=24 bits
11=32 bits
Digital Audio
Interfaces
4:3
FMT
10
Audio interface Data Format Select:
00=Right Justified
01=Left Justified
10=I
2S format
11= DSP/PCM mode
Digital Audio
Interfaces
2
DACLRSWAP
0
Controls whether DAC data appears in ‘right’ or ‘left’
phases of FRAME clock:
0=DAC data appear in ‘left’ phase of FRAME
1=DAC data appears in ‘right’ phase of FRAME
Digital Audio
Interfaces
1
ADCLRSWAP
0
Controls whether ADC data appears in ‘right’ or ‘left’
phases of FRAME clock:
0=ADC data appear in ‘left’ phase of FRAME
1=ADC data appears in ‘right’ phase of FRAME
Digital Audio
Interfaces
4 (04h)
0
0
Reserved
8:5
0000
Reserved
4:3
DAC_COMP
00
DAC companding
00=off
01=reserved
10=µ-law
11=A-law
Digital Audio
Interfaces
5 (05h)
2:1
ADC_COMP
00
ADC companding
00=off
01=reserved
10=µ-law
11=A-law
Digital Audio
Interfaces



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com