전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8591 데이터시트(PDF) 49 Page - Wolfson Microelectronics plc

부품명 WM8591
상세설명  24-bit, 192kHz Stereo CODEC
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8591 데이터시트(HTML) 49 Page - Wolfson Microelectronics plc

Back Button WM8591 Datasheet HTML 43Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 44Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 48Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 49Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 50Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 51Page - Wolfson Microelectronics plc  
Zoom Inzoom in Zoom Outzoom out
 49 / 51 page
background image
Production Data
WM8591
w
PD Rev 4.0 December 2005
49
USE OF ADC/DAC SYNCHRONIZER
When operating the ADC and DAC simultaneously, the ADC/DAC synchronizer should be configured
to optimise internal clock phasing and device performance. The synchronizer is controlled by
registers R11 and R28 and recommended settings are described in Table 14.
In order for the clock synchronizer to operate, DAC_MCLK and ADC_MCLK must be phase locked
with coincident clock edges.
CONFIGURATION
REGISTER SETTINGS
DAC fs
(kHz)
DAC MCLK
RATE
ADC fs
(kHz)
ADC MCLK
RATE
48
768fs
48
384fs
1
1
1
*
0
0
0
96
384fs
48
384fs
1
1
1
*
0
0
0
32
1152fs
48
384fs
0
0
0
0
0
1
**
44.1
768fs
48
384fs
0
0
0
0
0
0
48
256fs
48
256fs
0
1
1
*
1
0
0
48
512fs
48
256fs
0
1
0
1
1
0
48
512fs
48
256fs
0
1
1
*
1
0
0
96
256fs
48
256fs
0
1
1
*
1
0
0
32
768fs
48
256fs
0
0
0
0
0
0
Table 14 Synchronizer Configurations
* In those modes where ADCMCLK2DAC is set, the DAC is driven by the clock signal applied to the
ADC_MCLK pin. If the DAC is operated in Master mode, the DACRATE bits (R12 [6:4]) must be set
to match the ADC_MCLK rate.
** In those modes where DACMCLK2ADC is set, the ADC is driven by the clock signal applied to the
DAC_MCLK pin. If the ADC is operated in Master mode, the ADCRATE bits (R12 [2:0]) must be set
to match the DAC_MCLK rate.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com