| 전자부품 데이터시트 검색엔진 |
|
WM8718SEDS/R 데이터시트(PDF) 20 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8718SEDS/R 데이터시트(HTML) 20 Page - Wolfson Microelectronics plc |
|
20 / 32 page ![]() WM8718 Production Data w PD Rev 4.3 November 2006 20 DAC OUTPUT ATTENUATION Registers DACR and DACL control the left and right channel attenuation. Table 9 shows how the attenuation levels are selected from the 8-bit words. DACX[7:0] ATTENUATION LEVEL 00(hex) ∞dB (mute) 01(hex) 127.5dB : : : : : : FE(hex) 0.5dB FF(hex) 0dB Table 5 Attenuation Control Levels MUTE MODES Figure 13 shows the application and release of MUTE whilst a full amplitude sinusoid is being played at 48kHz sampling rate. When MUTE (lower trace) is asserted, the output (upper trace) begins to decay exponentially from the DC level of the last input sample. The output will decay towards VMID with a time constant of approximately 64 input samples. When MUTE is de- asserted, the output will restart almost immediately from the current input sample. -2.5 -2 -1.5 -1 -0.5 0 0.5 1 1.5 0 0.001 0.002 0.003 0.004 0.005 0.006 Time(s) Figure 13 Application and Release of Soft Mute Setting the MUT register bit will apply a 'soft' mute to the input of the digital filters: REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0010 Mode Control 0 MUT 0 Soft Mute select 0: Normal Operation 1: Soft mute both channels |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |