CC1010-RTR1 datasheet(65/152 Pages) TI

65 / 152 page

CC1010

SWRS047

Page 65 of 152

while (WDT & 0x08) {

WDT |= 0x10;

// Set WDTSE

WDT &= ~0x08; // Clear WDTEN

}

16.5.2

Enabling the Watchdog Timer

Enabling the Watchdog Timer is simply

done by setting WDT.WDTEN. Using the

WDT.WDTSE control bit is not required.

16.6 Real-time Clock

The

real-time

clock

can

generate

interrupts with intervals ranging from 1 to

127 seconds. It is connected to the 32.768

kHz crystal oscillator, which is disabled

after reset. It must be enabled as

described in the section on page 33. An

external 32.768 kHz clock signal can also

be applied, as described.

The interrupt interval is programmed in the

range from 1 through 127 seconds by

setting RTCON.RT(6:0). The timer is

enabled by setting RTCON.RTEN. The first

interrupt will be generated RT seconds

after RTEN is set.

The real-time clock interrupt must be

enabled as described in the Interrupts

section on page 28.

The RTC oscillator circuit is shown in

Figure 15. The loading capacitors values

can be calculated as described for the

main crystal oscillator at page 32.

RTCON (0xED) – Real-time Clock Control Register

Bit

Name

R/W

Reset value

Description

RTEN

R/W

Real-time Clock Enable / Disable

0 : Real-time Clock is disabled

1 : Real-time Clock is enabled

6:0

RT(6:0)

R/W

0x00

Real-time Clock interrupt interval control.

RT(6:0) gives

the desired interrupt interval in seconds.

RT(6:0) must be

between 1 and 127.

C13

C12

XTAL

32.768 kHz

XTAL

32.768 kHz

XOSC32_Q1

XOSC32_Q2

Figure 15. RTC oscillator circuit

CC1010-RTR1 데이터시트(PDF) 65 Page - Texas Instruments

CC1010-RTR1 데이터시트(HTML) 65 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL