전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HEF40373BD 데이터시트(PDF) 2 Page - NXP Semiconductors

부품명 HEF40373BD
상세설명  Octal transparent latch with 3-state outputs
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

HEF40373BD 데이터시트(HTML) 2 Page - NXP Semiconductors

  HEF40373BD Datasheet HTML 1Page - NXP Semiconductors HEF40373BD Datasheet HTML 2Page - NXP Semiconductors HEF40373BD Datasheet HTML 3Page - NXP Semiconductors HEF40373BD Datasheet HTML 4Page - NXP Semiconductors HEF40373BD Datasheet HTML 5Page - NXP Semiconductors HEF40373BD Datasheet HTML 6Page - NXP Semiconductors HEF40373BD Datasheet HTML 7Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 2 / 7 page
background image
January 1995
2
Philips Semiconductors
Product specification
Octal transparent latch with 3-state outputs
HEF40373B
MSI
DESCRIPTION
The HEF40373B is an 8-bit transparent latch with 3-state
buffered outputs. The output stages have high current
output capability suitable for driving highly capacitive
loads. The latch outputs follow the data inputs when the
latch enable (E) is HIGH. When E is LOW, the data that
meets the set-up times is latched. The 3-state outputs are
controlled by the output enable input EO. A HIGH on
EO causes the outputs to assume a high impedance
OFF-state. The device features hysteresis on the E input
to improve noise rejection.
Schmitt-trigger action in the E input makes the circuit
highly tolerant to slower input rise and fall times.
The HEF40373B is pin and functionally compatible with
the TTL ‘373’ device.
Supply voltage range: 3 to 15 V.
Fig.1 Functional diagram.
Fig.2 Pinning diagram.
HEF40373BP(N):
20-lead DIL; plastic
(SOT146-1)
HEF40373BD(F):
20-lead DIL; ceramic (cerdip)
(SOT152)
HEF40373BT(D):
20-lead SO; plastic
(SOT163-1)
( ): Package Designator North America
PINNING
FAMILY DATA, IDD LIMITS category MSI
See Family Specifications
D0 to D7
data inputs
E
latch enable input
EO
output enable input (active LOW)
O0 to O7
3-state buffered outputs



Html Pages

1 2 3 4 5 6 7


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com