| 전자부품 데이터시트 검색엔진 |
|
SA5521 데이터시트(PDF) 3 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SA5521 데이터시트(HTML) 3 Page - NXP Semiconductors |
|
3 / 5 page ![]() Philips Semiconductors Linear Products Product specification NE/SA/SE5521 LVDT signal conditioner August 31, 1994 903 DC ELECTRICAL CHARACTERISTICS V+ = VREF = 10V, TA = 0 to 70°C for NE5521, TA = –55 to +125°C for SE5521, TA = –40 to 85°C for SA5521, Frequency = 1kHz, unless otherwise noted. SYMBOL PARAMETER TEST CONDITIONS NE5521 SA/SE5521 UNIT SYMBOL PARAMETER TEST CONDITIONS Min Typ Max Min Typ Max UNIT VCC Supply current 12.9 20 12.9 18 mA IREF Reference current 5.3 8 5.3 8 mA VREF Reference voltage range 5 V+ 5 V+ V PD Power dissipation 182 280 182 260 mW Oscillator Section Oscillator output RL = 10kΩ V REF 8.8 V REF 8.8 VRMS THD Sine wave distortion No load 1.5 1.5 % Initial amplitude error TA = 25°C 0.4 ±3 0.4 ±3 % Tempco of amplitude 0.005 0.01 0.005 0.01 %/ °C Init. accuracy of oscillator freq. TA = 25°C ±0.9 ±5 ±0.9 ±5 % Temperature coeff. of frequency1 0.05 0.05 %/ °C Voltage coeff. of frequency 2.5 3.3 %/V(VREF) Min OSC (OSC) Load2 300 170 300 170 Ω Demodulator Section ∈r Linearity error 5VP-P input ±0.05 ±0.1 ±0.05 ±0.1 %FS Maximum demodulator input V REF 2 V REF 2 VP-P VOS Demodulator offset voltage ±1.4 ±5 ±1.4 ±5 mV TCVOS Demodulator offset voltage drift 5 25 5 25 µV/5C IBIAS Demodulator input current –600 –234 –500 –234 nA VR/2 accuracy ±0.1 ±1 ±0.1 ±1 % Auxiliary Output Amplifier VOS Input offset voltage ±0.5 ±5 ±0.5 ±5 mV IBIAS Input bias current –600 –210 –500 –210 nA IOS Input offset current 10 50 10 50 nA AV Gain 100 385 100 385 V/mV SR Slew rate 1.3 1.3 V/ µs GBW Unity gain bandwidth product AV = 1 1.6 1.6 MHz Output voltage swing RL = 10kΩ 7 8.2 7 8.2 V Output short circuit current to ground or to VCC TA = 25°C 42 100 42 100 mA NOTES: 1. This is temperature coefficient of frequency for the device only. It is assumed that CT and RT are fixed in value and CT leakage is fixed over the operating temperature range. 2. Minimum load impedance for which distortion is guaranteed to be less than 5%. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |