전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

P83C524 데이터시트(PDF) 31 Page - NXP Semiconductors

부품명 P83C524
상세설명  8-bit microcontrollers
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P83C524 데이터시트(HTML) 31 Page - NXP Semiconductors

Back Button P83C524 Datasheet HTML 27Page - NXP Semiconductors P83C524 Datasheet HTML 28Page - NXP Semiconductors P83C524 Datasheet HTML 29Page - NXP Semiconductors P83C524 Datasheet HTML 30Page - NXP Semiconductors P83C524 Datasheet HTML 31Page - NXP Semiconductors P83C524 Datasheet HTML 32Page - NXP Semiconductors P83C524 Datasheet HTML 33Page - NXP Semiconductors P83C524 Datasheet HTML 34Page - NXP Semiconductors P83C524 Datasheet HTML 35Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 76 page
background image
1997 Dec 15
31
Philips Semiconductors
Product specification
8-bit microcontrollers
P83C524; P80C528; P83C528
12.1
Serial Port Control Register (SCON)
Table 12 Serial Port Control register (address 98H)
Table 13 Description of the SCON bits
12.2
SM0 and SM1 operating modes (SCON)
SCON bits SM0 and SM1 can operate in the following modes (see Table 14):
Table 14 SM0 and SM1 operating modes
76543210
SM0
SM1
SM2
REN
TB8
RB8
TI
RI
BIT
SYMBOL
FUNCTION
7
SM0
see Table 14.
6
SM1
see Table 14.
5
SM2
Enables the multiprocessor communication feature in Modes 2 and 3. In these
modes, if SM2 is set to 1 then RI will not be activated if the received 9th data bit (RB8) is
0. In Mode 1, if SM2 = 1, then RI will not be activated if a valid stop bit is not received. In
Mode 0, SM2 should be 0.
4
REN
Enables serial reception. Set and cleared by software as required.
3
TB8
9th data bit that will be transmitted in Modes 2 and 3. Set and cleared by software
as required.
2
RB8
In Modes 2 and 3, RB8 is the 9th data bit that is received. In Mode 1, if SM2 = 0,
RB8 is the stop bit that is received. In Mode 0, RB8 is not used.
1TI
Transmit interrupt flag. It is set by hardware at the end of the 8th bit time in Mode 0, or
at the beginning of the stop bit in the other modes. TI must be cleared by software.
0RI
Receive interrupt flag. It is set by hardware at the end of the 8th bit time in Mode 0, or
halfway through the stop bit time in the other modes (except: see SM2). RI must be
cleared by software.
MODE
SM0
SM1
DESCRIPTION
BAUD RATE
0
0
0
shift register
1
⁄12fOSC
1
0
1
8-bit UART
variable
2
1
0
9-bit UART
1
⁄32fOSC, 1⁄64fOSC
3
1
1
9-bit UART
variable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com