| 전자부품 데이터시트 검색엔진 |
|
FST3345WM 데이터시트(PDF) 3 Page - Fairchild Semiconductor |
|
|
|||||||||||||||||||||||||||||
FST3345WM 데이터시트(HTML) 3 Page - Fairchild Semiconductor |
|
3 / 5 page ![]() 3 www.fairchildsemi.com AC Electrical Characteristics Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance). Capacitance (Note 8) Note 8: TA 25qC, f 1 MHz, Capacitance is characterized but not tested. AC Loading and Waveforms Note: Input driven by 50 : source terminated in 50 : Note: CL includes load and stray capacitance Note: Input PRR 1.0 MHz tW 500 nS FIGURE 1. AC Test Circuit FIGURE 2. AC Waveforms Symbol Parameter TA 40 qC to 85 qC, CL 50 pF, RU RD 500: Units Conditions Figure No. VCC 4.5 5.5V VCC 4.0V MinMax MinMax tPHL,tPLH Propagation Delay Bus to Bus (Note 7) 0.25 0.25 ns VI OPEN Figures 1, 2 tPZH, tPZL Output Enable Time 1.5 6.5 7.0 ns VI 7V for tPZL Figures 1, 2 VI OPEN for tPZH tPHZ, tPLZ Output Disable Time 1.0 8.0 8.2 ns VI 7V for tPLZ Figures 1, 2 VI OPEN for tPHZ Symbol Parameter Typ Max Units Conditions CIN Control Pin Input Capacitance 4 pF VCC 5.0V CI/O Input/Output Capacitance 5 pF VCC, OE 5.0V, OE 0V |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |