PCD5041HZ datasheet(10/28 Pages) PHILIPS

10 / 28 page

1996 Oct 31

Philips Semiconductors

Objective speciﬁcation

DECT burst mode controller

PCD5041

Fig.4 Internal clocking scheme of the PCD5041.

handbook, full pagewidth

MBH708

480

bit counter

3.456 MHz system

clock for ADPCM codec

slot counter

100 Hz

frame sync

1152 kHz

system/bit clock

clock corrections in this level

unless disabled PCD5041's mode register

COMPARATOR

'SYNC' event

FSx signals

(8 kHz)

slot counter

144

4 (

±1)

13.824 MHz system clock

6.912 MHz system clock

6.3

Programmable communication controller and

program memory

6.3.1

PCC

The PCC is a RISC-type controller and is used to control

functions which are slot-time accurate. It is well suited for

bit manipulation, and runs at a clock frequency of

6.912 MHz (equivalent to 3.4Mips). After finishing a task, it

switches to a power saving state, from which it returns

after a pre-programmed time.

6.3.2

PCC FUNCTIONS

The most important functions of the PCC are to:

• Perform the appropriate actions on received messages:

PMID and FMID checking, RFPI checking, TBC

handling

• Prepare A-field messages for transmission

• Prepare the RF-interface for the coming slot

• Perform the procedures for RSSI and set-up scan,

maintain scan counters and timers, assemble the RSSI

field in the common data memory

• Filter events and indicate them to the microcontroller by

interrupt.

6.4

Speech interface

The speech interface block performs the following

functions:

• Connection to a 1152 kbit/s interface in a handset and a

simple base station in the so called ‘12 slot mode’

• Autonomous storing/fetching of ADPCM speech data

in/from the PCD5041’s common data memory, using

internal addressing logic

• Muting of speech data

• Local call.

6.4.1

12-SLOT MODE

This is the normal operating mode for the PCD5041.

The 12-slot mode is selected if up to 4 ADPCM CODECs

are connected to the PCD5041, where the PCD5041 is the

master of these CODECs. In a handset, or in a simple

base stations which is connected with up to 4 analog lines

to the public network, the PCD5041 is master of the

CODECs. Each CODEC is connected with a separate

framing reference signal (FS1 to FS4) to the PCD5041.

In the QFP64 package, 2 framing signals FS1 and FS2

are available, whereas in the LQFP80 package 4 framing

signals can be used (FS1 to FS4). When more CODECs

PCD5041HZ 데이터시트(PDF) 10 Page - NXP Semiconductors

PCD5041HZ 데이터시트(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

데이터시트 다운로드

링크 URL