전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCD5043 데이터시트(PDF) 13 Page - NXP Semiconductors

부품명 PCD5043
상세설명  DECT burst mode controller
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCD5043 데이터시트(HTML) 13 Page - NXP Semiconductors

Back Button PCD5043 Datasheet HTML 9Page - NXP Semiconductors PCD5043 Datasheet HTML 10Page - NXP Semiconductors PCD5043 Datasheet HTML 11Page - NXP Semiconductors PCD5043 Datasheet HTML 12Page - NXP Semiconductors PCD5043 Datasheet HTML 13Page - NXP Semiconductors PCD5043 Datasheet HTML 14Page - NXP Semiconductors PCD5043 Datasheet HTML 15Page - NXP Semiconductors PCD5043 Datasheet HTML 16Page - NXP Semiconductors PCD5043 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 24 page
background image
1996 Oct 31
13
Philips Semiconductors
Objective specification
DECT burst mode controller
PCD5043
6.5.7
LOCAL CALL SWITCHING (see Fig.8)
The PCD5043 provides a local call switching function in
the base station. It will store incoming speech nibbles in
the common data memory, in the area reserved for that
particular receive slot. Then, during the transmit phase, it
passes the start pointer of the same data memory area to
the transmit block. Thus, the speech data is echoed to the
other user. To handle quality degradation for local calls, a
mute can be performed at the RF side of the speech buffer.
6.5.8
DATA SYNCHRONIZATION (see Fig.9)
The data synchronization is done in 2 phases:
• Bit synchronization
• Sync word detection.
Bit synchronization is done using a Digital PLL (DPLL),
with an oversampling factor of 12, i.e. the DPLL is running
at 12 times the data rate. The output from the DPLL is a
receive clock signal (RxC), which acts as the enable for a
20-bit shift register.
Sync word detection is achieved by checking the incoming
data pattern with the expected synchronization field
pattern, using a correlator.
The correlator has a programmable threshold, so it can
accept bit errors in the sync field pattern up to the
threshold level. Furthermore, the correlator window is
programmable. This means that ‘SlotSync’, which
indicates the slot synchronization event, can be detected
only during a certain period (the time window).
Fig.8 Local call switching on the RF-side.
handbook, full pagewidth
MBH712
Rx1
speech buffers
in data memory
Rx2
Tx1
Tx2
RF slots
Fig.9 Schematic of the receiver synchronization part.
handbook, full pagewidth
MBH713
threshold
base/handset
CORRELATOR
(E98A)
Q0 to Q15
EN
R
×C
D
filtered
data in
R_DATA
(1152 kbits/s)
to serial
receiver logic
FILTER
DPLL
13.824 MHz
XOR
20-BIT SHIFT
REGISTER
Q16 to Q19
SlotSync
correlator
window
SYNC
CHECK
(1010)
DPLL_sync



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com