| 전자부품 데이터시트 검색엔진 |
|
SN74LS156 데이터시트(PDF) 2 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
SN74LS156 데이터시트(HTML) 2 Page - ON Semiconductor |
|
2 / 4 page ![]() SN74LS156 http://onsemi.com 111 CONNECTION DIAGRAM DIP (TOP VIEW) Address Inputs Enable (Active LOW) Inputs Enable (Active HIGH) Input Active LOW Outputs A0, A1 Ea, Eb Ea O0 – O3 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 5 U.L. NOTES: a) 1 TTL Unit Load (U.L.) = 40 mA HIGH/1.6 mA LOW. HIGH LOW (Note a) LOADING PIN NAMES VCC = PIN 16 GND = PIN 8 LOGIC SYMBOL NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. 1 2 13 3 14 15 EE A0 A0 A1 A1 0 1 23 01 2 3 DECODER a DECODER b 76 5 4 9 10 11 12 14 13 12 11 10 9 12345 6 7 16 15 8 VCC Ea Eb Eb A0 O3b O1b O2b O0b Ea A1 O3a O2a O1a O0a GND |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |