ST92F124 datasheet(260/429 Pages) STMICROELECTRONICS

260 / 429 page

260/429

SERIAL PERIPHERAL INTERFACE (SPI)

SERIAL PERIPHERAL INTERFACE (Cont’d)

10.7.6 Register Description

DATA REGISTER (SPDR)

R240 - Read/Write

Reset Value: 0000 0000 (00h)

The SPDR register is used to transmit and receive

data on the serial bus. In the master device only a

write to this register will initiate transmission/re-

ception of another byte.

Notes: During the last clock cycle the SPIF bit is

set, a copy of the received data byte in the shift

the serial peripheral data register, the buffer is ac-

tually being read.

Warning: A write to the SPDR register places data

directly into the shift register for transmission.

A read to the SPDR register returns the value lo-

cated in the buffer and not the content of the shift

CONTROL REGISTER (SPCR)

R241 - Read/Write

Reset Value: 0000 0000 (00h)

Bit 7 = SPIE Serial peripheral interrupt enable.

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SPI interrupt is generated whenever either

SPIF or MODF are set in the SPSR register

while the other flag is 0.

Bit 6 = SPOE Serial peripheral output enable.

This bit is set and cleared by software. It is also

cleared by hardware when, in master mode, SS=0

(see Section 10.7.4.5 Master Mode Fault).

0: SPI alternate functions disabled (MISO, MOSI

and SCK can only work as input)

1: SPI alternate functions enabled (MISO, MOSI

and SCK can work as input or output depending

on the value of MSTR)

Note: To use the MISO, MOSI and SCK alternate

functions (input or output), the corresponding I/O

port must be programmed as alternate function

output.

Bit 5 = SPIS Interrupt Selection.

This bit is set and cleared by software.

0: Interrupt source is external interrupt

1: Interrupt source is SPI

Bit 4 = MSTR Master.

This bit is set and cleared by software. It is also

cleared by hardware when, in master mode, SS=0

(see Section 10.7.4.5 Master Mode Fault).

0: Slave mode is selected

1: Master mode is selected, the function of the

SCK pin changes from an input to an output and

the functions of the MISO and MOSI pins are re-

versed.

Bit 3 = CPOL Clock polarity.

This bit is set and cleared by software. This bit de-

termines the steady state of the serial Clock. The

CPOL bit affects both the master and slave

modes.

0: The steady state is a low value at the SCK pin.

1: The steady state is a high value at the SCK pin.

Bit 2 = CPHA Clock phase.

This bit is set and cleared by software.

0: The first clock transition is the first data capture

edge.

1: The second clock transition is the first capture

edge.

Bit 1:0 = SPR[1:0] Serial peripheral rate.

These bits are set and cleared by software. They

select one of four baud rates to be used as the se-

rial clock when the device is a master.

These 2 bits have no effect in slave mode.

Table 49. Serial Peripheral Baud Rate

SPIE

SPOE SPIS MSTR

CPOL

CPHA

SPR1

SPR0

INTCLK Clock Divide

SPR1

SPR0

ST92F124 데이터시트(PDF) 260 Page - STMicroelectronics

ST92F124 데이터시트(HTML) 260 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL