| 전자부품 데이터시트 검색엔진 |
|
PCK2002DL 데이터시트(PDF) 9 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCK2002DL 데이터시트(HTML) 9 Page - NXP Semiconductors |
|
9 / 12 page ![]() Philips Semiconductors Product data PCK2002 0–300 MHz I2C 1:18 clock buffer 2001 Jul 19 9 AC WAVEFORMS VM = 1.5 V VX = VOL + 0.3 V VY = VOH –0.3 V VOL and VOH are the typical output voltage drop that occur with the output load. BUF_IN INPUT VM tPLH tPHL BUF_OUT VM VM VM SW00246 VDD Figure 1. Load circuitry for switching times. tPLZ tPZL VI nOE INPUT GND VDD OUTPUT LOW-to-OFF OFF-to-LOW VOL VOH OUTPUT HIGH-to-OFF OFF-to-HIGH VSS outputs enabled outputs enabled outputs disabled tPHZ VM VM VM tPZH VX VY SW00245 VDD Figure 2. 3-State enable and disable times DUTY CYCLE TSDKP TSDKH TSDRISE TSDFALL TSDKL 2.4 1.5 0.4 SW00247 Figure 3. Buffer Output clock TEST CIRCUIT PULSE GENERATOR RT VI D.U.T. VO CL VDD TEST S1 tPLH/tPHL Open tPLZ/tPZL 2 <VDD tPHZ/tPZH VSS Open VSS S1 2 <VDD 500 Ω 500 Ω SW00251 Figure 4. Load circuitry for switching times |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |