전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCK2022R 데이터시트(PDF) 8 Page - NXP Semiconductors

부품명 PCK2022R
상세설명  CK00 100/133 MHz spread spectrum differential system clock generator
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCK2022R 데이터시트(HTML) 8 Page - NXP Semiconductors

Back Button PCK2022R Datasheet HTML 4Page - NXP Semiconductors PCK2022R Datasheet HTML 5Page - NXP Semiconductors PCK2022R Datasheet HTML 6Page - NXP Semiconductors PCK2022R Datasheet HTML 7Page - NXP Semiconductors PCK2022R Datasheet HTML 8Page - NXP Semiconductors PCK2022R Datasheet HTML 9Page - NXP Semiconductors PCK2022R Datasheet HTML 10Page - NXP Semiconductors PCK2022R Datasheet HTML 11Page - NXP Semiconductors PCK2022R Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 14 page
background image
Philips Semiconductors
Product specification
PCK2022R
CK00 (100/133 MHz) spread spectrum differential
system clock generator
2000 Nov 13
8
AC ELECTRICAL CHARACTERISTICS
VDD3 = 3.3 V ±5%; fcrystal = 14.31818 MHz
Host clock outputs
Tamb = 0°C to +70°C; see Figure 1 for waveforms and Figure 6 for test setup.
LIMITS
SYMBOL
PARAMETER
133 MHz MODE
100 MHz MODE
UNITS
NOTES
MIN
MAX
MIN
MAX
tPKP
HOST CLK average period
7.5
7.65
10.0
10.2
ns
11, 14, 20
Abs Min Period
Absolute minimum host clock period
7.35
N/A
9.85
N/A
ns
11, 14, 20
tRISE
HOST CLK rise time
175
700
175
700
ns
11, 15, 20
tFALL
HOST CLK fall time
175
700
175
700
ps
11, 15, 20
tJITTER
HOST_CLK cycle-to-cycle jitter
150
150
ps
11, 12, 14, 20
DUTY CYCLE
Output duty cycle
45
55
45
55
%
11, 14, 20
tSKEW
HOST CLK pin-to-pin skew
150
150
ps
11, 14, 20
Rise/Fall Match-
ing
Rise and Fall time matching
20%
20%
11, 16, 20
Vcrossover
40% VOH
55% VOH
40% VOH
55% VOH
V
11, 14, 20
REFER TO NOTES ON PAGE 9.
IOCLK outputs
Tamb = 0°C to +70°C
LIMITS
SYMBOL
PARAMETER
33 MHz MODE
66 MHz MODE
UNITS
NOTES
MIN
MAX
MIN
MAX
tPKP
IOCLK period
30.0
N/A
15.0
N/A
ns
2, 3, 9, 20
tPKH
IOCLK HIGH time
12.0
N/A
6.0
N/A
ns
5, 10, 20
tPKL
IOCLK LOW time
12.0
N/A
6.0
N/A
ns
6, 10, 20
tRISE
IOCLK rise time
0.5
2.0
0.5
2.0
ns
8, 20
tFALL
IOCLK fall time
0.5
2.0
0.5
2.0
ns
8, 20
tJITTER
Cycle-to-cycle jitter
200
200
ps
18, 20
DUTY CYCLE
Output duty cycle
45
55
45
55
%
18, 20
REFER TO NOTES ON PAGE 9.
USB clock output, 48MHz
Tamb = 0°C to +70°C; lump capacitance test load = 20 pF
LIMITS
SYMBOL
PARAMETER
48 MHz MODE
UNITS
NOTES
MIN
MAX
f
Frequency, actual
48.08
MHz
4
fD
Deviation from 48 MHz
+167
ppm
4
tHKL
3V48MHZCLK LOW time
5.05
N/A
ns
20
tRISE
3V48MHZCLK rise time
1.0
4.0
ns
8, 20
tFALL
3V48MHZCLK fall time
1.0
4.0
ns
8, 20
tJITTER
Cycle-to-cycle jitter
250
ps
18, 20
DUTY CYCLE
Output duty cycle
45
55
%
18, 20
REFER TO NOTES ON PAGE 9.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com