 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PDIUSBH11AD 데이터시트(PDF) 20 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PDIUSBH11AD 데이터시트(HTML) 20 Page - NXP Semiconductors |
|
|
20 / 28 page  Philips Semiconductors Product specification PDIUSBH11A Universal Serial Bus Hub 1999 Jul 22 20 AC CHARACTERISTICS (AI/O pins, FULL speed) SYMBOL PARAMETER TEST CONDITIONS MIN MAX UNIT Driver characteristics CL = 50 pF; Rpu = 1.5 kΩ on D+ to VCC Transition Time: Between 10% and 90% tR Rise time 4 20 ns tF Fall time 4 20 ns tRFM Rise/fall time matching (tR/tF) 90 110 % VCRS Output signal crossover voltage 1.3 2.0 V Driver Timings tEOPT Source EOP width Figure 1 160 175 ns tDEOP Differential data to EOP transition skew Figure 1 –2 5 ns Receiver Timings Receiver Data Jitter Tolerance Characterized and not tested tJR1 To next transition Characterized and not tested. Guaranteed by design. –18.5 18.5 ns tJR2 For paired transitions Guaranteed by design. –9 9 ns EOP Width at Receiver tEOPR1 Must reject as EOP Figure 1 40 ns tEOPR2 Must accept 82 ns Hub Timings Full Speed downstream port tHDD Hub Differential Data Delay Figure 2 40 tSOP Data bit width distortion after SOP Figure 2 –5 3 ns tEOPDR Hub EOP Delay Relative to tHDD Figure 3 0 15 ns tHESK Hub EOP Output Width Skew Figure 3 –15 +15 AC CHARACTERISTICS (AI/O pins, LOW speed) SYMBOL PARAMETER TEST CONDITIONS MIN MAX UNIT Driver characteristics CL = 50 pF and 350 pF; Rpu = 1.5 kΩ on D– to VCC Transition Time: Between 10% and 90% tLR Rise time CL = 50 pF 75 ns tLR Rise time CL = 350 pF 300 ns tLF Fall time CL = 50 pF 75 ns tLF Fall time CL = 350 pF 300 ns tRFM Rise/fall time matching (tR/tF) 80 120 % VLCRS Output signal crossover voltage 1.3 2.0 V Driver Timings tLEOPT Source EOP width Figure 1 1.25 1.50 µs tLDEOP Differential data to EOP transition skew Figure 1 –40 100 ns Receiver Timings EOP Width at Receiver Figure 1 tLEOPR1 Must reject as EOP 330 ns tLEOPR2 Must accept 675 ns Hub Timings Low Speed downstream port tLHDD Hub Differential Data Delay Figure 2 300 tLSOP Data bit width distortion after SOP Figure 2 –65 45 ns tLEOPDR Hub EOP Delay Relative to tLHDD Figure 3 0 200 ns tLHESK Hub EOP Output Width Skew Figure 3 –300 +300 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
