TSL25853P datasheet(49/86 Pages) OSRAM

49 / 86 page

Page 48

Datasheet, Public

Document Feedback

[v4-00] 2022-Dec-22

TSL2585 − Register O ver view

MEAS_SEQR_RESIDUAL_1_AND_WAIT Register

Figure 62:

MEAS_SEQR_RESIDUAL_1_AND_WAIT

Note(s):

1. Return to the Register Map (0xD3).

Addr: 0xD3

MEAS_SEQR_RESIDUAL_1_AND_WAIT

Bit

Field

Reset

Type

Bit Description

7:4

MEASUREMENT_

SEQUENCER_

WAIT_PATTERN

0x1

R/W

Defines if a sequencer step will wait for the

modulator trigger timer to finish as programmed in

MOD_TRIGGER_TIMING and WTIME. At the same

time the timer is restarted. In case this bit is not set,

the next sequencer step will start as soon as all

measurements in the prior step are completed.

Please observe that MOD_TRIGGER_TIMING is “0” by

default. In this case the programmed wait pattern is

ignored since measurement time has always priority

over wait time.

The bit pattern does not represent a value but

controls bitwise which sequencer step shall be used.

The leftmost position of “0000” refers to sequencer

step 3, the rightmost refers to sequencer step 0. By

default the wait is executed for sequencer step 3

(last sequencer step).

3:0

MEASUREMENT_

SEQUENCER_MOD2_

RESIDUAL_ENABLE_

PATTERN

0xF

R/W

Defines if a residual measurement on modulator 2

shall be executed. The bit pattern does not represent

a value but controls bitwise which sequencer step

shall be used. The leftmost position of “0000” refers

to sequencer step 3, the rightmost refers to

sequencer step 0. By default a residual measurement

is done in all sequencer steps.

TSL25853P 데이터시트(PDF) 49 Page - OSRAM GmbH

TSL25853P 데이터시트(HTML) 49 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

데이터시트 다운로드

링크 URL