4LS10K-5CIA datasheet(65/115 Pages) OSRAM

65 / 115 page

Document Feedback

4LS

Datasheet

• PUBLIC

DS000542

• v3-01 • 2022-Nov-17

114

│ 64

9.1.6

Analogue Gain for Line 2 Register (Address 0x05)

Figure 96:

AGL2Reg

Address: 0x05

Default Value: 0x80

Access: Read/Write

Bit

Bit Name

Default

Bit Description

7:0

Analogue Gain Level

10000000b

It defines the analogue gain level in the

ADC which defines the voltage equivalent

to one ADC step (1 DN) applied to the

Line 2.

9.1.7

Black Level Offset Register (Address 0x06)

Figure 97:

BLOReg

Address: 0x06

Default Value: 0x80

Access: Read/Write

Bit

Bit Name

Default

Bit Description

7:0

Black Level Offset

10000000b

It defines the analogue black level offset

that corresponds to the ADC offset.

The Black Level value is dependent of the Vref value (register 0x0B bits[1:0]), varying 1.4 V around

the respective Vref voltage (approximately 36% below and 64% above the reference). For instance, if

Vref has a voltage of 1.8 V, and BLOReg is set to (0x00), therefore the Black level is 1.31 V. Similarly,

for the maximum value of BLOReg (0xFF), the Black level is 2.57 V. Each register step is equivalent to

approximately 5 mV.

9.1.8

Companding Threshold 1 Register (Address 0x07)

Figure 98:

CT1Reg

Address: 0x07

Default Value: 0x00

Access: Read/Write

Bit

Bit Name

Default

Bit Description

7:0

Companding

Threshold 1

00000000b

It defines, in companding mode, the first

ADC step.

4LS10K-5CIA 데이터시트(PDF) 65 Page - OSRAM GmbH

4LS10K-5CIA 데이터시트(HTML) 65 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL