AD9869 datasheet(15/36 Pages) AD

15 / 36 page

AD9869

Rev. 0 | Page 15 of 36

Figure 5 illustrates the timing requirements for a write opera-

tion to the SPI port. After the serial port enable (SEN) signal

goes low, data (SDIO) pertaining to the instruction header is

read on the rising edges of the clock (SCLK). To initiate a write

operation, the read/not-write bit is set low. After the instruction

header is read, the eight data bits pertaining to the specified

next eight clock cycles. If a multibyte communication cycle is

specified, the destination address is decremented (MSB first)

and shifts in another eight bits of data. This process repeats until

all the bytes specified in the instruction header (N1 bit, N0 bit)

are shifted into the SDIO pin. SEN must remain low during the

data transfer operation, only going high after the last bit is

shifted into the SDIO pin.

Figure 6 illustrates the timing for a 3-wire read operation to the

SPI port. After SEN goes low, data (SDIO) pertaining to the

instruction header is read on the rising edges of SCLK. A read

operation occurs if the read/not-write indicator is set high.

After the address bits of the instruction header are read, the

eight data bits pertaining to the specified register are shifted out

of the SDIO pin on the falling edges of the next eight clock

cycles. If a multibyte communication cycle is specified in the

instruction header, a similar process as previously described for

a multibyte SPI write operation applies. The SDO pin remains

three-stated in a 3-wire read operation.

Figure 7 illustrates the timing for a 4-wire read operation to the

SPI port. The timing is similar to the 3-wire read operation with

the exception of the data appearing at the SDO pin, while the

SDIO pin remains at high impedance throughout the operation.

The SDO pin is an active output only during the data transfer

phase and remains three-stated at all other times.

SEN

SCLK

SDIO

fSCLK

tLOW

tHI

tDS

tDH

R/W

Figure 5. SPI Write Operation Timing

SEN

SCLK

SDIO

fSCLK

tLOW

tHI

tDS

tDH

R/W

tEZ

tDV

Figure 6. SPI 3-Wire Read Operation Timing

SEN

SCLK

SDIO

fSCLK

tLOW

tHI

tDS

tDH

R/W

tEZ

tDV

SDO

tEZ

Figure 7. SPI 4-Wire Read Operation Timing

AD9869 데이터시트(PDF) 15 Page - Analog Devices

AD9869 데이터시트(HTML) 15 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

데이터시트 다운로드

링크 URL