56F801 datasheet(5/48 Pages) FREESCALE

5 / 48 page

56F801 Description

56F801 Technical Data, Rev. 16

Freescale Semiconductor

•

Eleven multiplexed General Purpose I/O (GPIO) pins

•

Computer-Operating Properly (COP) watchdog timer

•

One dedicated external interrupt pin

•

External reset pin for hardware reset

•

JTAG/On-Chip Emulation (OnCE™) for unobtrusive, processor speed-independent debugging

•

Software-programmable, Phase Locked Loop-based frequency synthesizer for the controller core clock

•

Oscillator flexibility between either an external crystal oscillator or an on-chip relaxation oscillator for

lower system cost and two additional GPIO lines

1.1.4

Energy Information

•

Fabricated in high-density CMOS with 5V-tolerant, TTL-compatible digital inputs

•

Uses a single 3.3V power supply

•

On-chip regulators for digital and analog circuitry to lower cost and reduce noise

•

Wait and Stop modes available

1.2 56F801 Description

The 56F801 is a member of the 56800 core-based family of processors. It combines, on a single chip, the

processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to

create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and

compact program code, the 56F801 is well-suited for many applications. The 56F801 includes many

peripherals that are especially useful for applications such as motion control, smart appliances, steppers,

encoders, tachometers, limit switches, power supply and control, automotive control, engine

management, noise suppression, remote utility metering, and industrial control for power, lighting, and

automation.

The 56800 core is based on a Harvard-style architecture consisting of three execution units operating in

parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming

model and optimized instruction set allow straightforward generation of efficient, compact code for both

DSP and MCU applications. The instruction set is also highly efficient for C compilers to enable rapid

development of optimized control applications.

The 56F801 supports program execution from either internal or external memories. Two data operands can

be accessed from the on-chip Data RAM per instruction cycle. The 56F801 also provides one external

dedicated interrupt lines and up to 11 General Purpose Input/Output (GPIO) lines, depending on peripheral

configuration.

The 56F801 controller includes 8K words (16-bit) of Program Flash and 2K words of Data Flash (each

programmable through the JTAG port) with 1K words of both Program and Data RAM. A total of 2K

words of Boot Flash is incorporated for easy customer-inclusion of field-programmable software routines

that can be used to program the main Program and Data Flash memory areas. Both Program and Data Flash

memories can be independently bulk erased or erased in page sizes of 256 words. The Boot Flash memory

can also be either bulk or page erased.

56F801 데이터시트(PDF) 5 Page - Freescale Semiconductor, Inc

56F801 데이터시트(HTML) 5 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

데이터시트 다운로드

링크 URL