전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

56F807 데이터시트(PDF) 13 Page - Freescale Semiconductor, Inc

부품명 56F807
상세설명  16-bit Digital Signal Controllers
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F807 데이터시트(HTML) 13 Page - Freescale Semiconductor, Inc

Back Button 56F807 Datasheet HTML 9Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 10Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 11Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 12Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 13Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 14Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 15Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 16Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 17Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 60 page
background image
GPIO Signals
56F807 Technical Data Technical Data, Rev. 15
Freescale Semiconductor
13
2.6 GPIO Signals
1
RSTO
Output
Output
Reset Output—This output reflects the internal reset state of the
chip.
1
RESET
Input
(Schmitt)
Input
Reset—This input is a direct hardware reset on the processor. When
RESET is asserted low, the device is initialized and placed in the
Reset state. A Schmitt trigger input is used for noise immunity. When
the RESET pin is deasserted, the initial chip operating mode is
latched from the EXTBOOT pin. The internal reset signal will be
deasserted synchronous with the internal clocks, after a fixed number
of internal clocks.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware device reset is required and it is
necessary not to reset the OnCE/JTAG module. In this case, assert
RESET, but do not assert TRST.
1
EXTBOOT
Input
(Schmitt)
Input
External Boot—This input is tied to VDD to force device to boot from
off-chip memory. Otherwise, it is tied to VSS.
Table 2-10 Dedicated General Purpose Input/Output (GPIO) Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
8
GPIOB0-
GPIOB7
Input
or
Output
Input
Port B GPIO—These eight pins are dedicated General Purpose I/O
(GPIO) pins that can individually be programmed as input or output
pins.
After reset, the default state is GPIO input.
6
GPIOD0-
GPIOD5
Input
or
Output
Input
Port D GPIO—These six pins are dedicated GPIO pins that can
individually be programmed as an input or output pins.
After reset, the default state is GPIO input.
Table 2-9 Interrupt and Program Control Signals (Continued)
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com