| 전자부품 데이터시트 검색엔진 |
|
DSP56366P 데이터시트(PDF) 61 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56366P 데이터시트(HTML) 61 Page - Freescale Semiconductor, Inc |
|
61 / 110 page ![]() DSP56366 Technical Data, Rev. 3.1 Freescale Semiconductor 3-35 Figure 3-17 DRAM Refresh Access 3.10.3 Arbitration Timings Table 3-17 Asynchronous Bus Arbitration timing No. Characteristics Expression 120 MHz Unit Min Max 250 BB assertion window from BG input negation. 2 .5* Tc + 5 — 25.8 ns 251 Delay from BB assertion to BG assertion 2 * Tc + 5 21.7 — ns Notes: 1. Bit 13 in the OMR register must be set to enter Asynchronous Arbitration mode 2. If Asynchronous Arbitration mode is active, none of the timings in Table 3-17 is required. 3. In order to guarantee timings 250, and 251, it is recommended to assert BG inputs to different 56300 devices (on the same bus) in a non overlap manner as shown in Figure 3-18. RAS CAS WR 157 163 162 162 190 170 165 189 177 AA0478 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |