| 전자부품 데이터시트 검색엔진 |
|
TVP7002PZP 데이터시트(PDF) 21 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TVP7002PZP 데이터시트(HTML) 21 Page - Texas Instruments |
|
21 / 52 page ![]() www.ti.com Timing RGBin HSYNC DATACLK RGBout D0 D1 D3 D4 D5 P0 P1 P3 ... P10 P11 P12 HSOUT Programmable Width NPD clocks latency HSOUT Programmable Start 4:4:4 RGB/YCbCr Output Timing. Npd = 18 clock cycles. HSOUT start is programmable in register 21h. RGBin HSYNC DATACLK Gout Y0 Y1 Y3 Y4 Y5 P0 P1 P3 ... P10 P11 P12 HSOUT Programmable Width NPD clocks latency U0 V1 U2 V3 U4 Bout HSOUT Programmable Start 4:2:2 YCbCr Output Timing. Npd = 39 clock cycles. HSOUT start is programmable in register 21h. TVP7002 SLES206 – MAY 2007 The TVP7002 supports RGB/YCbCr 4:4:4 and YCbCr 4:2:2 modes. Output timing is shown in Figure 6. All timing diagrams are shown for operation with internal PLL clock at phase 0 and HSOUT Output Start = 0. For the 4:2:2 mode, CbCr data output is on the BOUT[9:0] output port. Figure 6. Output Timing Diagram 21 Submit Documentation Feedback |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |