| 전자부품 데이터시트 검색엔진 |
|
ADC3910CSSS 데이터시트(PDF) 120 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC3910CSSS 데이터시트(HTML) 120 Page - Texas Instruments |
|
120 / 131 page ![]() 7.5.2 Layout Example The following screen shot shows the top layer of the ADC3910D125EVM. • Signal inputs are routed as different signal and along with clock input on the top layer avoiding vias. • Serial CMOS output interface lanes with isolation resistor. • Bypass caps are close to the VREF pin on the top layer avoiding vias. Clock routing without vias Analog inputs routed on top layer with no vias CMOS output lines with isolation resistors Bypass caps close to VREF pin Figure 7-7. Layout Example: top layer of ADC3910D125EVM ADC3910D025, ADC3910D065, ADC3910D125 ADC3910S025, ADC3910S065, ADC3910S125 SBASAD1A – DECEMBER 2023 – REVISED MAY 2024 www.ti.com 120 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: ADC3910D025 ADC3910D065 ADC3910D125 ADC3910S025 ADC3910S065 ADC3910S125 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |