| 전자부품 데이터시트 검색엔진 |
|
MBM29PL65LM90TN 데이터시트(PDF) 2 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
MBM29PL65LM90TN 데이터시트(HTML) 2 Page - SPANSION |
|
2 / 56 page ![]() MBM29PL65LM-90/10 2 s s s s FEATURES • MirrorFlash MemoryTM*1 • 0.23 µµµµm Process Technology • 4 M × 16 bit configuration • Single 3.0 V read, program and erase • Standard 48-pin TSOP (1) (Package suffix : TN) • Minimum 100,000 program/erase cycles • High performance Page mode (4 words) • Sector erase architecture (Sectors can be grouped in any given combination.) 32K word sectors Any combination of sectors can be concurrently erased. Also supports full chip erase. • HiddenROM Region • Write Protect by WP pin • Embedded EraseTM*2 Algorithms • Embedded ProgramTM*2 Algorithms •Data Polling and Toggle Bit feature for detection of program or erase cycle completion • Automatic sleep mode • Erase Suspend/Resume •Low VCC write inhibit • Sector Group Protection • Extended Sector Group Protection • Fast Program • Temporary sector group unprotection • In accordance with CFI (Common Flash Memory Interface) *1 : MirrorFlashTM is a trademark of Fujitsu Limited. *2 : Embedded EraseTM and Embedded ProgramTM are trademarks of Advanced Micro Devices, Inc. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |